samehattia / StateMoverLinks
StateMover is a checkpoint-based debugging framework for FPGAs.
☆20Updated 3 years ago
Alternatives and similar repositories for StateMover
Users that are interested in StateMover are comparing it to the libraries listed below
Sorting:
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- ☆30Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- ☆27Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- Modular Multi-ported SRAM-based Memory☆31Updated 11 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆56Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- PCI Express controller model☆68Updated 3 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- ☆33Updated 7 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- ☆16Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago