StateMover is a checkpoint-based debugging framework for FPGAs.
☆22Jul 14, 2022Updated 3 years ago
Alternatives and similar repositories for StateMover
Users that are interested in StateMover are comparing it to the libraries listed below
Sorting:
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- ☆17Mar 8, 2025Updated last year
- ☆22Aug 21, 2025Updated 6 months ago
- ☆25Mar 27, 2020Updated 5 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- ☆82Feb 2, 2026Updated last month
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 10 months ago
- Error-free transformations are used to get results with extra accuracy.☆15Jan 20, 2025Updated last year
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 4 months ago
- Tencent IOT SDK for rt-thread Package 是基于腾讯云物联网开发平台（IoT Explorer）设备端 SDK在RThread环境开发的软件包，配合平台对设备数据模板化的定义，实现和云端基于数据模板协议的数据交互框架，开发者基于IoT_Ex…☆10Jul 8, 2025Updated 8 months ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- The source code for the paper entitled "A Tandem Learning Rule for Effective Training and Rapid Inference of Deep Spiking Neural Networks…☆14Jul 4, 2021Updated 4 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 3 years ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆18Feb 28, 2025Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- An Address Event Representation toolbox for loading and visualising event data files in Python☆11Jul 6, 2023Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆139Aug 30, 2024Updated last year
- 链家二手房挂牌价爬虫☆10Jul 6, 2022Updated 3 years ago
- RISC-V Summit China 2023☆40Sep 27, 2023Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Basic LLVM passes☆17Oct 7, 2018Updated 7 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago