StateMover is a checkpoint-based debugging framework for FPGAs.
☆22Jul 14, 2022Updated 4 years ago
Alternatives and similar repositories for StateMover
Users that are interested in StateMover are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆23Mar 12, 2026Updated 6 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Extensible implementation of the RISC-V ISA based on FreeMonads☆20Dec 3, 2025Updated 10 months ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆17Jan 1, 2021Updated 5 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 7 months ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- MICRO 2024 Evaluation Artifact for FuseMax☆19Aug 26, 2024Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Error-free transformations are used to get results with extra accuracy.☆15May 27, 2026Updated 4 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆19Feb 28, 2025Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Xiangshan deterministic workloads generator☆29Aug 29, 2026Updated last month
- ☆10Nov 12, 2019Updated 6 years ago
- The source code for the paper entitled "A Tandem Learning Rule for Effective Training and Rapid Inference of Deep Spiking Neural Networks…☆13Jul 4, 2021Updated 5 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆114May 12, 2022Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆144Aug 30, 2024Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆59Apr 8, 2023Updated 3 years ago
- An Address Event Representation toolbox for loading and visualising event data files in Python☆10Jul 6, 2023Updated 3 years ago
- Basic LLVM passes☆17Oct 7, 2018Updated 8 years ago
- RISC-V Summit China 2023☆40Sep 27, 2023Updated 3 years ago
- ☆13Jun 9, 2026Updated 4 months ago