StateMover is a checkpoint-based debugging framework for FPGAs.
☆22Jul 14, 2022Updated 3 years ago
Alternatives and similar repositories for StateMover
Users that are interested in StateMover are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- ☆18Mar 8, 2025Updated last year
- ☆26Mar 27, 2020Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 3 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆17Aug 26, 2024Updated last year
- ☆26Apr 14, 2026Updated last month
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 3 months ago
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- ☆92Apr 10, 2026Updated last month
- ☆17Jan 1, 2021Updated 5 years ago
- backTCP is a course lab of « Computer Networking » in fall 2019 of USTC☆17Nov 16, 2019Updated 6 years ago
- Error-free transformations are used to get results with extra accuracy.☆15May 27, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 7 months ago
- Tencent IOT SDK for rt-thread Package 是基于腾讯云物联网开发平台（IoT Explorer）设 备端 SDK在RThread环境开发的软件包，配合平台对设备数据模板化的定义，实现和云端基于数据模板协议的数据交互框架，开发者基于IoT_Ex…☆10Jul 8, 2025Updated 11 months ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 5 months ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- ☆22Jun 17, 2014Updated 11 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Nov 12, 2019Updated 6 years ago
- Web app to design circuit schematics.☆20Jul 14, 2017Updated 8 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆114May 12, 2022Updated 4 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 7 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆142Aug 30, 2024Updated last year
- An Address Event Representation toolbox for loading and visualising event data files in Python☆11Jul 6, 2023Updated 2 years ago
- ☆12Dec 23, 2025Updated 5 months ago