A collection of license features from a varity of EDA vendors
☆95Sep 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for EDA_FeatureColle
Users that are interested in EDA_FeatureColle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synopsys License patcher☆48Sep 12, 2024Updated 2 years ago
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated last year
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆208Jan 28, 2026Updated 7 months ago
- Patch cadence products☆71Jul 7, 2026Updated 2 months ago
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆18May 12, 2026Updated 4 months ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆13Apr 19, 2022Updated 4 years ago
- ☆21Jan 13, 2026Updated 8 months ago
- ☆62May 22, 2026Updated 4 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- Siemens/Mentor EDA software license generate and patch tool☆61Jun 13, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- ☆22Oct 29, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- commit rtl and build cosim env☆36Mar 29, 2024Updated 2 years ago
- syn script for DC Compiler☆15May 15, 2022Updated 4 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated 2 years ago
- ☆26Updated this week
- A toop for LSF data-collection, data-analysis and information display.☆66Updated this week
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 5 months ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 5 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple AMBA VIP, Include axi/ahb/apb☆36Jul 4, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- ☆48Aug 20, 2026Updated last month
- RTL Verilog library for various DSP modules☆102Feb 17, 2022Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago