xbwpc / EDA_FeatureColle
A collection of license features from a varity of EDA vendors
☆51Updated last year
Alternatives and similar repositories for EDA_FeatureColle:
Users that are interested in EDA_FeatureColle are comparing it to the libraries listed below
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆53Updated last year
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆175Updated 4 months ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- UVM Generator☆44Updated 11 months ago
- amba3 apb/axi vip☆47Updated 10 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- JSON lib in Systemverilog☆43Updated 3 years ago
- UVM AHB VIP☆83Updated 5 months ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆139Updated 6 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆59Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Novel GUI Based UVM Testbench Template Builder☆128Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆68Updated last year
- AMBA 3 AHB UVM TB☆32Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆68Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 3 months ago
- Some useful documents of Synopsys☆70Updated 3 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆67Updated 3 years ago
- DOULOS Easier UVM Code Generator☆32Updated 7 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- SystemVerilog VIP for AMBA APB protocol☆72Updated 3 years ago
- ☆81Updated 7 months ago
- AHB3-Lite Interconnect☆88Updated 11 months ago