A collection of license features from a varity of EDA vendors
☆86Aug 14, 2025Updated 7 months ago
Alternatives and similar repositories for EDA_FeatureColle
Users that are interested in EDA_FeatureColle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synopsys License patcher☆38Sep 12, 2024Updated last year
- Patch cadence products☆59Jan 17, 2024Updated 2 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆199Jan 28, 2026Updated 2 months ago
- licenseMonitor is used to check instant EDA license information.☆28Aug 11, 2025Updated 8 months ago
- There is segmentation fault of VCS which should be fixed.☆44Sep 19, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated last year
- ☆20Oct 29, 2025Updated 5 months ago
- syn script for DC Compiler☆14May 15, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Language for simplifying parameterized RTL design☆13Apr 3, 2026Updated last week
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆242Jul 16, 2023Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- DOULOS Easier UVM Code Generator☆38May 6, 2017Updated 8 years ago
- Verification IP for UART protocol☆22Aug 3, 2020Updated 5 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verification IP project for I3C protocol☆25Feb 13, 2026Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆43Jun 13, 2023Updated 2 years ago
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆27Jan 29, 2026Updated 2 months ago
- ☆16Apr 30, 2021Updated 4 years ago
- draw interface wave by python☆19Jan 11, 2025Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆27Mar 13, 2025Updated last year
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- SystemVerilog、Verilog、UVM☆16Jun 23, 2020Updated 5 years ago
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Jan 12, 2021Updated 5 years ago
- ☆10Aug 4, 2022Updated 3 years ago
- acp was a fork of the vim plugin autocomplpop (2.14.1) - I've switched to a new neovim setup and no longer maintain this☆11Feb 5, 2013Updated 13 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 6 years ago
- OpenXuantie - OpenE906 Core☆158Jun 28, 2024Updated last year
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆87Jan 28, 2025Updated last year