xbwpc / EDA_FeatureColle
A collection of license features from a varity of EDA vendors
☆46Updated last year
Related projects ⓘ
Alternatives and complementary repositories for EDA_FeatureColle
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆162Updated this week
- Synopsys License patcher☆27Updated 2 months ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- amba3 apb/axi vip☆45Updated 9 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆66Updated 5 years ago
- JSON lib in Systemverilog☆42Updated 2 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆82Updated 5 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆51Updated 7 years ago
- UVM Generator☆43Updated 6 months ago
- Yet Another Simulation Architecture☆73Updated 4 years ago
- ☆62Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- Examples and reference for System Verilog Assertions☆82Updated 7 years ago
- Some useful documents of Synopsys☆49Updated 3 years ago
- Generate UVM register model from compiled SystemRDL input☆51Updated 2 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆121Updated 9 months ago
- AMBA 3 AHB UVM TB☆34Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆93Updated 6 years ago
- UVM AHB VIP☆76Updated 2 years ago