xbwpc / EDA_FeatureColle
A collection of license features from a varity of EDA vendors
☆50Updated last year
Alternatives and similar repositories for EDA_FeatureColle:
Users that are interested in EDA_FeatureColle are comparing it to the libraries listed below
- Synopsys License patcher☆30Updated 5 months ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆167Updated 2 months ago
- This is the repository for the IEEE version of the book☆56Updated 4 years ago
- JSON lib in Systemverilog☆42Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆88Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆66Updated 5 years ago
- AXI DMA 32 / 64 bits☆106Updated 10 years ago
- There is segmentation fault of VCS which should be fixed.☆30Updated last year
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- amba3 apb/axi vip☆45Updated 9 years ago
- ☆60Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- Some useful documents of Synopsys☆62Updated 3 years ago
- ☆66Updated 3 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- UVM实战随书源码☆48Updated 6 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 8 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- DDR2 memory controller written in Verilog☆73Updated 12 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- UVM Generator☆44Updated 9 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆137Updated 6 years ago
- DOULOS Easier UVM Code Generator☆31Updated 7 years ago
- ☆72Updated 5 months ago
- UVM AHB VIP☆80Updated 2 months ago
- SystemVerilog VIP for AMBA APB protocol☆71Updated 3 years ago
- Generate UVM register model from compiled SystemRDL input☆51Updated 5 months ago
- Yet Another Simulation Architecture☆72Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆99Updated last month
- ☆57Updated 9 years ago