A collection of license features from a varity of EDA vendors
☆93Aug 8, 2026Updated this week
Alternatives and similar repositories for EDA_FeatureColle
Users that are interested in EDA_FeatureColle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synopsys License patcher☆46Sep 12, 2024Updated last year
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated last year
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆205Jan 28, 2026Updated 6 months ago
- Patch cadence products☆67Jul 7, 2026Updated last month
- There is segmentation fault of VCS which should be fixed.☆46Sep 19, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆17May 12, 2026Updated 2 months ago
- ☆19Jan 13, 2026Updated 6 months ago
- ☆59May 22, 2026Updated 2 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- Siemens/Mentor EDA software license generate and patch tool☆55Jun 13, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 6 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 12 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- ☆22Oct 29, 2025Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆24Jul 29, 2026Updated last week
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- commit rtl and build cosim env☆36Mar 29, 2024Updated 2 years ago
- syn script for DC Compiler☆14May 15, 2022Updated 4 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated 2 years ago
- A toop for LSF data-collection, data-analysis and information display.☆66Jul 28, 2026Updated 2 weeks ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 4 months ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 4 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- Simple AMBA VIP, Include axi/ahb/apb☆34Jul 4, 2024Updated 2 years ago
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 4 years ago
- ☆25Updated this week
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago