xbwpc / EDA_FeatureColleLinks
A collection of license features from a varity of EDA vendors
☆79Updated 3 months ago
Alternatives and similar repositories for EDA_FeatureColle
Users that are interested in EDA_FeatureColle are comparing it to the libraries listed below
Sorting:
- Synopsys License patcher☆37Updated last year
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆185Updated 5 months ago
- AMBA bus generator including AXI, AHB, and APB☆108Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆108Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- ☆65Updated 5 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- amba3 apb/axi vip☆51Updated 10 years ago
- There is segmentation fault of VCS which should be fixed.☆38Updated 2 years ago
- Yet Another Simulation Architecture☆77Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆72Updated 6 years ago
- AHB3-Lite Interconnect☆96Updated last year
- This is the repository for the IEEE version of the book☆75Updated 5 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆225Updated 2 years ago
- RTL Verilog library for various DSP modules☆92Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆83Updated 7 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆92Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆145Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆151Updated 7 years ago
- ☆100Updated last year
- ☆65Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆210Updated 5 years ago
- ☆71Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- This is for uvm_tb_gen☆47Updated 9 months ago