xbwpc / EDA_FeatureColleLinks
A collection of license features from a varity of EDA vendors
☆84Updated 4 months ago
Alternatives and similar repositories for EDA_FeatureColle
Users that are interested in EDA_FeatureColle are comparing it to the libraries listed below
Sorting:
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆189Updated this week
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- ☆65Updated 5 years ago
- Synopsys License patcher☆38Updated last year
- AXI4 and AXI4-Lite interface definitions☆99Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆72Updated 6 years ago
- ☆66Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆198Updated 3 months ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Some useful documents of Synopsys☆93Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆94Updated last year
- [WIP] Dockerize Synopsys/Cadence EDA tools☆95Updated 6 years ago
- There is segmentation fault of VCS which should be fixed.☆40Updated 2 years ago
- ☆73Updated 9 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AHB3-Lite Interconnect☆107Updated last year
- amba3 apb/axi vip☆51Updated 10 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆147Updated last year
- Novel GUI Based UVM Testbench Template Builder☆147Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆71Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆153Updated 7 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- UVM Generator☆48Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆234Updated 2 years ago
- This is for uvm_tb_gen☆51Updated 10 months ago
- Yet Another Simulation Architecture☆78Updated 5 years ago