devindang / openip-hdl
Open IP in Hardware Description Language.
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for openip-hdl
- ☆62Updated 3 months ago
- ☆36Updated 2 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- ☆76Updated 2 months ago
- AXI总线连接器☆91Updated 4 years ago
- ☆26Updated 5 years ago
- ☆19Updated 10 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- CPU Design Based on RISCV ISA☆76Updated 5 months ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- AXI协议规范中文翻译版☆132Updated 2 years ago
- ☆9Updated 4 years ago
- ☆52Updated 8 years ago
- Some useful documents of Synopsys☆49Updated 3 years ago
- ☆58Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- ☆63Updated 2 years ago
- 自建 chisel 工程模板☆12Updated last year
- Collect some IC textbooks for learning.☆104Updated 2 years ago
- ☆54Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆31Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- eyeriss-chisel3☆39Updated 2 years ago