Open IP in Hardware Description Language.
☆32Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 27, 2026Updated 2 weeks ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- ☆44Oct 7, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Extremely Simple Microbenchmarks☆45May 23, 2018Updated 8 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- Pure C++ implementation of YoloV3 + MobileNetV2 detection library in caffe☆14Dec 27, 2018Updated 7 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆32Jul 12, 2024Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HYF's high quality verilog codes☆19Dec 25, 2024Updated last year
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 8 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- C++ implementation of inference of mobilenet☆17May 1, 2020Updated 6 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- ☆10Apr 20, 2026Updated 3 months ago
- ☆11Mar 26, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- APB Logic☆29Updated this week
- ☆31Jan 23, 2021Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆750Mar 13, 2023Updated 3 years ago
- FPU Generator☆20Jul 16, 2026Updated 3 weeks ago
- Estimate the fundamental frequency and inharmonicity coefficient of an isolated piano note☆11Jan 1, 2018Updated 8 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 6 years ago
- ☆13Jul 29, 2016Updated 10 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- ☆10Sep 26, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Nov 28, 2022Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 12 years ago
- 哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。☆97Apr 19, 2017Updated 9 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆78Aug 13, 2024Updated last year