devindang / openip-hdlLinks
Open IP in Hardware Description Language.
☆28Updated 2 years ago
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below
Sorting:
- ☆37Updated 6 years ago
- AXI总线连接器☆104Updated 5 years ago
- ☆69Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆64Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- ☆20Updated 2 years ago
- ☆56Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AXI Interconnect☆53Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 9 months ago
- ☆10Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- ☆29Updated 5 years ago