Open IP in Hardware Description Language.
☆32Sep 4, 2023Updated 3 years ago
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated last month
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆44Oct 7, 2023Updated 2 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- Extremely Simple Microbenchmarks☆46May 23, 2018Updated 8 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆32Jul 12, 2024Updated 2 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- HYF's high quality verilog codes☆19Dec 25, 2024Updated last year
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 9 months ago
- ☆18Sep 3, 2026Updated 2 weeks ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- C++ implementation of inference of mobilenet☆17May 1, 2020Updated 6 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- APB Logic☆29Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆31Jan 23, 2021Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆757Mar 13, 2023Updated 3 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 6 years ago
- ☆13Jul 29, 2016Updated 10 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- ☆25May 26, 2022Updated 4 years ago
- ☆10Sep 26, 2024Updated last year
- ☆14Nov 28, 2022Updated 3 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- 哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。☆100Apr 19, 2017Updated 9 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 6 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year