devindang / openip-hdlLinks
Open IP in Hardware Description Language.
☆24Updated last year
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below
Sorting:
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆68Updated 9 years ago
- ☆60Updated 2 years ago
- ☆34Updated 6 years ago
- ☆20Updated 2 years ago
- AXI总线连接器☆103Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- ☆53Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AXI Interconnect☆52Updated 4 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆47Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- HYF's high quality verilog codes☆15Updated 8 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- ☆29Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆10Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago