Open IP in Hardware Description Language.
☆32Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jun 1, 2026Updated last week
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆12Dec 9, 2018Updated 7 years ago
- ☆43Oct 7, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆48Jan 6, 2026Updated 5 months ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- [ICML 2025] CommVQ: Commutative Vector Quantization for KV Cache Compression☆27Sep 2, 2025Updated 9 months ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- Extremely Simple Microbenchmarks☆44May 23, 2018Updated 8 years ago
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 6 months ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- GMSK调制和解调matlab代码☆17Apr 22, 2023Updated 3 years ago
- ☆18Mar 31, 2026Updated 2 months ago
- ☆10Mar 26, 2023Updated 3 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆28Sep 9, 2025Updated 9 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆76Aug 13, 2024Updated last year
- ☆10Apr 20, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Sep 26, 2024Updated last year
- APB Logic☆26May 16, 2026Updated 3 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆742Mar 13, 2023Updated 3 years ago
- Estimate the fundamental frequency and inharmonicity coefficient of an isolated piano note☆11Jan 1, 2018Updated 8 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Jun 2, 2026Updated last week
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- C++ implementation of inference of mobilenet☆17May 1, 2020Updated 6 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Jul 29, 2016Updated 9 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- ☆25May 26, 2022Updated 4 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆331Sep 14, 2023Updated 2 years ago
- OpenXuantie - OpenE906 Core☆167Jun 28, 2024Updated last year
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 6 years ago