Open IP in Hardware Description Language.
☆32Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 7 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆28Jul 12, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- ☆40Apr 21, 2026Updated last week
- ☆63Feb 18, 2019Updated 7 years ago
- Extremely Simple Microbenchmarks☆42May 23, 2018Updated 7 years ago
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆10Mar 26, 2023Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆74Aug 13, 2024Updated last year
- ☆10Apr 20, 2026Updated last week
- ☆25May 26, 2022Updated 3 years ago
- ☆10Sep 26, 2024Updated last year
- APB Logic☆25Feb 24, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆31Jan 23, 2021Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆733Mar 13, 2023Updated 3 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Updated this week
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- C++ implementation of inference of mobilenet☆17May 1, 2020Updated 6 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Aug 3, 2020Updated 5 years ago
- ☆12Jul 29, 2016Updated 9 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenXuantie - OpenE906 Core☆163Jun 28, 2024Updated last year
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 5 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户 更好地理解和使用该模拟器。☆26Dec 18, 2024Updated last year
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 8 months ago