Open IP in Hardware Description Language.
☆32Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Updated this week
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆45Oct 7, 2023Updated 2 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- Extremely Simple Microbenchmarks☆45May 23, 2018Updated 8 years ago
- Pure C++ implementation of YoloV3 + MobileNetV2 detection library in caffe☆14Dec 27, 2018Updated 7 years ago
- 复微杯☆17Aug 7, 2024Updated last year
- ☆63Feb 18, 2019Updated 7 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆30Jul 12, 2024Updated 2 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 7 months ago
- ☆18Jun 5, 2026Updated last month
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- C++ implementation of inference of mobilenet☆17May 1, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Apr 20, 2026Updated 3 months ago
- ☆11Mar 26, 2023Updated 3 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- APB Logic☆26Jul 2, 2026Updated 2 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆745Mar 13, 2023Updated 3 years ago
- FPU Generator☆20Updated this week
- Estimate the fundamental frequency and inharmonicity coefficient of an isolated piano note☆11Jan 1, 2018Updated 8 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 5 years ago
- ☆25May 26, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆10Sep 26, 2024Updated last year
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- ☆12Nov 28, 2022Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆338Sep 14, 2023Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago