Open IP in Hardware Description Language.
☆30Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for openip-hdl
Users that are interested in openip-hdl are comparing it to the libraries listed below
Sorting:
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 6 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- ☆43Oct 7, 2023Updated 2 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- ☆59Feb 18, 2019Updated 7 years ago
- Extremely Simple Microbenchmarks☆41May 23, 2018Updated 7 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- PyTorch implementation of Frequency-based Enhancement Network for Efficient Super-Resolution. (IEEE Access2022)☆15Apr 15, 2024Updated last year
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- FPGA/hardware design of openwifi☆17Nov 28, 2025Updated 3 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆20Updated this week
- PyTorch implementation of Single image super-resolution based on directional variance attention network (Pattern Recognition2022)☆21Apr 15, 2024Updated last year
- GMSK调制和解调matlab代码☆16Apr 22, 2023Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆69Aug 13, 2024Updated last year
- ☆10Mar 26, 2023Updated 2 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 6 months ago
- ☆24May 26, 2022Updated 3 years ago
- ☆10Aug 24, 2023Updated 2 years ago
- ☆10Sep 26, 2024Updated last year
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- ☆31Jan 23, 2021Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Aug 3, 2020Updated 5 years ago
- ☆12Jul 29, 2016Updated 9 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆308Sep 14, 2023Updated 2 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆18Apr 15, 2020Updated 5 years ago
- OpenXuantie - OpenE906 Core☆153Jun 28, 2024Updated last year
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 5 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week