Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.
☆51Jul 30, 2025Updated 7 months ago
Alternatives and similar repositories for qemu
Users that are interested in qemu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Feb 11, 2026Updated last month
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 9 months ago
- RTOS based on L4 microkernel.☆17Sep 18, 2018Updated 7 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Sep 18, 2025Updated 6 months ago
- gups mirror☆11Oct 25, 2015Updated 10 years ago
- ☆106Mar 13, 2026Updated last week
- ☆13Mar 15, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Linux kernel source tree☆47Feb 13, 2025Updated last year
- Buildroot customized for Xuantie™ RISC-V CPU☆46Jan 17, 2022Updated 4 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- ☆38Dec 8, 2024Updated last year
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Raspberry Pi 3B (32 Bit) Bare Metal Wifi Driver☆10Apr 8, 2023Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- OpenBouffalo Firmware Repository☆39Jul 25, 2023Updated 2 years ago
- RISC-V IOMMU Specification☆152Mar 14, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 5 years ago
- Linux kernel boot wrapper for FAST Models☆14Jul 4, 2013Updated 12 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- awtk port for sylixos☆12Mar 8, 2020Updated 6 years ago
- ☆13Dec 7, 2023Updated 2 years ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 3 years ago
- ☆15Nov 8, 2019Updated 6 years ago
- ☆93Nov 12, 2025Updated 4 months ago
- Linux KVM RISC-V repo☆62Mar 6, 2026Updated 2 weeks ago
- Code repository for the research paper "A Systematic Look at Ciphertext Side Channels on AMD SEV-SNP"☆13May 17, 2022Updated 3 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆21Feb 6, 2020Updated 6 years ago