XUANTIE-RV / opene902Links
OpenXuantie - OpenE902 Core
☆153Updated last year
Alternatives and similar repositories for opene902
Users that are interested in opene902 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE906 Core☆139Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- ☆143Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- ☆90Updated last week
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- AHB3-Lite Interconnect☆90Updated last year
- Verilog UART☆178Updated 12 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- OpenXuantie - OpenC906 Core☆362Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- AXI DMA 32 / 64 bits☆119Updated 11 years ago
- ☆65Updated 5 years ago
- commit rtl and build cosim env☆36Updated last year
- ☆68Updated 9 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago