OpenXuantie - OpenE902 Core
☆180Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for opene902
Users that are interested in opene902 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenE906 Core☆180Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenC906 Core☆425Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,031Dec 31, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,964Sep 25, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- This is a LoongArch Slackware distro, is a based on Alien Bob's unofficial git repo(git://slackware.nl/current.git)☆10Jul 28, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆20Apr 18, 2022Updated 4 years ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆22Sep 16, 2026Updated last month
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- Championship Value Prediction (CVP) simulator.☆18Feb 17, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆154Mar 9, 2026Updated 7 months ago
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆483Aug 13, 2026Updated 2 months ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- Yet another toy processor implementation☆15Aug 19, 2021Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆25Dec 5, 2025Updated 10 months ago
- Manuals, schematics and firmware images for the HP / Agilent / Keysight 34420A Nano Volt / Micro Ohm Meter☆16Oct 14, 2026Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆214Oct 19, 2026Updated last week
- ☆12May 31, 2016Updated 10 years ago
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 10 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago