XUANTIE-RV / opene902
OpenXuantie - OpenE902 Core
☆142Updated 9 months ago
Alternatives and similar repositories for opene902:
Users that are interested in opene902 are comparing it to the libraries listed below
- OpenXuantie - OpenE906 Core☆138Updated 9 months ago
- ☆80Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆194Updated last year
- OpenXuantie - OpenC906 Core☆344Updated 9 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆153Updated last year
- Basic RISC-V Test SoC☆119Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 5 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- AHB3-Lite Interconnect☆86Updated 10 months ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- VeeR EL2 Core☆268Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆127Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- ☆64Updated 2 years ago
- ☆131Updated last month
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- ☆41Updated 2 years ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆171Updated 2 years ago