OpenXuantie - OpenE902 Core
☆173Jun 28, 2024Updated last year
Alternatives and similar repositories for opene902
Users that are interested in opene902 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE906 Core☆152Jun 28, 2024Updated last year
- OpenXuantie - OpenC906 Core☆391Jun 28, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,389Jun 28, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,814Mar 24, 2021Updated 4 years ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 2 months ago
- ☆12Aug 8, 2024Updated last year
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Feb 12, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- CORE-V Family of RISC-V Cores☆330Feb 13, 2025Updated last year
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A tool for translating x86 ASM output from GCC to 65816 ASM intended to be run on a Super Nintendo. Also has a great name.☆11Jun 18, 2020Updated 5 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆15Nov 9, 2023Updated 2 years ago
- The OpenPiton Platform☆772Updated this week
- The sources of the online SpinalHDL doc☆30Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Jul 16, 2023Updated 2 years ago
- AHB to APB Bridge VIP☆31Mar 4, 2019Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- UART Communication Protocol, support like TCP/UDP feature☆17Feb 24, 2026Updated last week
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆192Jul 23, 2018Updated 7 years ago
- Rocket Chip Generator☆3,696Updated this week
- Small microcoded 68000 verilog softcore☆59Oct 30, 2018Updated 7 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆475Jun 18, 2024Updated last year
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month