XUANTIE-RV / opene902Links
OpenXuantie - OpenE902 Core
☆157Updated last year
Alternatives and similar repositories for opene902
Users that are interested in opene902 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE906 Core☆142Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- ☆96Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Basic RISC-V Test SoC☆149Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆74Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- AHB3-Lite Interconnect☆94Updated last year
- ☆144Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- OpenXuantie - OpenC906 Core☆371Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Verilog UART☆183Updated 12 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆67Updated 2 years ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago