XUANTIE-RV / opene902Links
OpenXuantie - OpenE902 Core
☆153Updated last year
Alternatives and similar repositories for opene902
Users that are interested in opene902 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE906 Core☆139Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆159Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- OpenXuantie - OpenC906 Core☆361Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- Verilog UART☆177Updated 12 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- AHB3-Lite Interconnect☆90Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago