XUANTIE-RV / opene902
OpenXuantie - OpenE902 Core
☆142Updated 8 months ago
Alternatives and similar repositories for opene902:
Users that are interested in opene902 are comparing it to the libraries listed below
- OpenXuantie - OpenE906 Core☆137Updated 8 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆153Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- Basic RISC-V Test SoC☆114Updated 5 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 8 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- VeeR EL2 Core☆266Updated this week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- ☆78Updated 2 months ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- ☆124Updated 2 weeks ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆136Updated 3 weeks ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- AHB3-Lite Interconnect☆85Updated 10 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆22Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆236Updated 4 months ago
- ☆229Updated 2 years ago
- SDRAM controller with AXI4 interface☆88Updated 5 years ago