A basic SpinalHDL project
☆90Aug 15, 2025Updated 6 months ago
Alternatives and similar repositories for SpinalTemplateSbt
Users that are interested in SpinalTemplateSbt are comparing it to the libraries listed below
Sorting:
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆47Apr 9, 2024Updated last year
- The sources of the online SpinalHDL doc☆30Updated this week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- ☆27Dec 15, 2021Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated 11 months ago
- ☆308Jan 23, 2026Updated last month
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆21Feb 15, 2023Updated 3 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 4 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Convert case classes to form data automatically (e.g., for Stripe API)☆12Dec 13, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A Scala 3, lightweight and functional non-intrusive library to build typed and declarative Scala application with managed resources and d…☆12Mar 16, 2025Updated 11 months ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- ☆11Oct 8, 2024Updated last year
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆11Apr 17, 2018Updated 7 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- ☆24May 6, 2023Updated 2 years ago
- ☆14May 15, 2023Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Small, simple, minimal HTTP library written in Scala.☆11Nov 15, 2024Updated last year
- ☆15Updated this week
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago