A basic SpinalHDL project
☆91Aug 15, 2025Updated 7 months ago
Alternatives and similar repositories for SpinalTemplateSbt
Users that are interested in SpinalTemplateSbt are comparing it to the libraries listed below
Sorting:
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated last year
- Labs to learn SpinalHDL☆155Jul 4, 2024Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- The sources of the online SpinalHDL doc☆30Mar 6, 2026Updated 2 weeks ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- ☆28Dec 15, 2021Updated 4 years ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- ☆309Jan 23, 2026Updated last month
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- CNN accelerator implemented with Spinal HDL☆158Jan 29, 2024Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated 2 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Various Notes and Tutorials☆35Sep 9, 2024Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 5 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- SpinalHDL Hardware Math Library☆97Jul 12, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- RoCE v2 hardware and software implementation☆185Sep 26, 2024Updated last year
- ☆22Feb 15, 2023Updated 3 years ago
- ☆24May 6, 2023Updated 2 years ago