A basic SpinalHDL project
☆99Aug 15, 2025Updated last year
Alternatives and similar repositories for SpinalTemplateSbt
Users that are interested in SpinalTemplateSbt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL-tutorial based on Jupyter Notebook☆49Apr 9, 2024Updated 2 years ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated 2 years ago
- The sources of the online SpinalHDL doc☆31Aug 20, 2026Updated last week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Scala based HDL☆2,031Aug 12, 2026Updated 2 weeks ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- ☆31Dec 15, 2021Updated 4 years ago
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆164Mar 16, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,233Feb 11, 2026Updated 6 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- ☆325Jan 23, 2026Updated 7 months ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 6 months ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Jun 18, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆247Updated this week
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Aug 8, 2026Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SpinalHDL Hardware Math Library☆103Jul 12, 2024Updated 2 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- ☆24May 6, 2023Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago