abmfy / cod23-grp04
A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered by SpinalHDL and Verilator. Supports running simple OS like uCore. Course project of Computer Organization and Design, Tsinghua University.
☆13Updated last year
Alternatives and similar repositories for cod23-grp04:
Users that are interested in cod23-grp04 are comparing it to the libraries listed below
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 5 months ago
- ☆18Updated 8 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆78Updated last year
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆14Updated 7 months ago
- ☆34Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆25Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated last week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 3 weeks ago
- ☆25Updated 2 months ago
- ☆64Updated 2 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- This is an IDE for YSYX_NPC debuging☆11Updated 4 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 5 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- ☆66Updated 8 months ago
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆12Updated 8 months ago
- ☆62Updated last week
- Pick your favorite language to verify your chip.☆46Updated this week
- The official website of One Student One Chip project.☆10Updated this week
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆16Updated 3 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 6 months ago
- A framework for ysyx flow☆11Updated 5 months ago
- ☆21Updated 3 weeks ago