A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered by SpinalHDL and Verilator. Supports running simple OS like uCore. Course project of Computer Organization and Design, Tsinghua University.
☆15Feb 14, 2024Updated 2 years ago
Alternatives and similar repositories for cod23-grp04
Users that are interested in cod23-grp04 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- >>> 异常中断 + 虚存页表 + 分支预测 + TLB + Cache + Flash + VGA + uCore☆20Nov 17, 2023Updated 2 years ago
- What if you need more exercises?☆35Jul 16, 2024Updated 2 years ago
- ☆22Apr 7, 2026Updated 6 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- A Wordle game written in Rust, refined. Play in browser with the power of WebAssembly! Course project of Programming Training, Tsinghua U…☆16Jul 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 你的下一次Vibe Coding，何必从终端开始？以一流的 UI 界面和智能体协作，work ALL in 飞书。☆32Updated this week
- ☆10Apr 4, 2025Updated last year
- only display GPU☆10Mar 6, 2025Updated last year
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- 清华大学2021操作系统实验代码☆16Jun 5, 2021Updated 5 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。☆16Jun 9, 2026Updated 4 months ago
- Official Implementation for ICLR 2026 paper "MoMa: A Simple Modular Learning Framework for Materials Property Prediction"☆39Aug 19, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- QuardStar Tutorial is all you need !☆20Sep 11, 2024Updated 2 years ago
- High Performance Sorting Based Distributed memory K-mer counter☆15Dec 8, 2025Updated 10 months ago
- 一个快捷方便的剪贴板应用 A Qt5 Project☆15Dec 1, 2018Updated 7 years ago
- [OSDI'25] QiMeng-Xpiler: Transcompiling Tensor Programs for Deep Learning Systems with a Neural-Symbolic Approach☆10Jun 20, 2025Updated last year
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆17Jan 27, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆41Jul 4, 2023Updated 3 years ago
- Source code of the paper "OpSparse: a Highly Optimized Framework for Sparse General Matrix Multiplication on GPUs"☆16Aug 23, 2022Updated 4 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated 2 years ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 6 years ago
- An evidence-first story-to-video production engine.☆19Sep 29, 2026Updated last month
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆15Mar 29, 2025Updated last year
- A tool to parse the obsidian syntax to vuepress☆12Aug 15, 2023Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Triton to TVM transpiler.☆24Oct 14, 2024Updated 2 years ago
- A setup for debugging command-line applications on the Windows Subsystem for Linux with VS Code.☆13Apr 1, 2020Updated 6 years ago
- DVSim is a build and run system written in Python that runs a variety of EDA tool flows☆16Oct 24, 2026Updated last week
- [NeurIPS 2026] Low-Rank Latent KV Cache for Minute-Scale Autoregressive Video Diffusion☆19Sep 25, 2026Updated last month
- SeekFree RT1064 Library GCC(VSCode) Porting☆12Oct 8, 2021Updated 5 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago