A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered by SpinalHDL and Verilator. Supports running simple OS like uCore. Course project of Computer Organization and Design, Tsinghua University.
☆16Feb 14, 2024Updated 2 years ago
Alternatives and similar repositories for cod23-grp04
Users that are interested in cod23-grp04 are comparing it to the libraries listed below
Sorting:
- >>> 异常中断 + 虚存页表 + 分支预测 + TLB + Cache + Flash + VGA + uCore☆20Nov 17, 2023Updated 2 years ago
- What if you need more exercises?☆31Jul 16, 2024Updated last year
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- ☆10Updated this week
- ☆10Apr 4, 2025Updated 10 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- 清华大学2021操作系统实验代码☆16Jun 5, 2021Updated 4 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆18Aug 20, 2024Updated last year
- 一个快捷方便的剪贴板应用 A Qt5 Project☆15Dec 1, 2018Updated 7 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- port from python to C++ PyVCD lib☆23Jun 16, 2025Updated 8 months ago
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆23Aug 20, 2024Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆22Aug 11, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- ☆23Updated this week
- ☆42Dec 5, 2025Updated 2 months ago
- A tool to parse the obsidian syntax to vuepress☆11Aug 15, 2023Updated 2 years ago
- ☆21Updated this week
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- Package manager that can be used to install (ROS) dependencies☆13Updated this week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆46Nov 8, 2023Updated 2 years ago
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 5 years ago
- ☆12Sep 18, 2024Updated last year
- Robot Vision System based on ROS and Deep Learning technology☆12Dec 13, 2017Updated 8 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- The DDR Test Firmware for LicheeTang20K.☆17Jun 20, 2023Updated 2 years ago
- ☆11Feb 17, 2026Updated last week
- AscTec quadrotor drivers☆17Aug 22, 2019Updated 6 years ago
- Wrapper for the wit.ai natural language API☆10Apr 10, 2018Updated 7 years ago