abmfy / cod23-grp04
A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered by SpinalHDL and Verilator. Supports running simple OS like uCore. Course project of Computer Organization and Design, Tsinghua University.
☆14Updated last year
Alternatives and similar repositories for cod23-grp04
Users that are interested in cod23-grp04 are comparing it to the libraries listed below
Sorting:
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆78Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- ☆35Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 3 years ago
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆16Updated 8 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 5 months ago
- ☆19Updated 9 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- ☆67Updated 3 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆63Updated 3 weeks ago
- ☆66Updated 9 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆12Updated last month
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Pick your favorite language to verify your chip.☆49Updated last week
- ☆86Updated last week
- The official website of One Student One Chip project.☆10Updated 3 weeks ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- A framework for ysyx flow☆11Updated 6 months ago
- ☆18Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- An almost empty chisel project as a starting point for hardware design☆30Updated 3 months ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆39Updated last year