abmfy / cod23-grp04Links
A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered by SpinalHDL and Verilator. Supports running simple OS like uCore. Course project of Computer Organization and Design, Tsinghua University.
☆14Updated last year
Alternatives and similar repositories for cod23-grp04
Users that are interested in cod23-grp04 are comparing it to the libraries listed below
Sorting:
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆23Updated 8 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆24Updated 11 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated 8 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- ☆19Updated last year
- The official website of One Student One Chip project.☆10Updated last week
- ☆35Updated last year
- ☆66Updated last year
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- ☆67Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- Pick your favorite language to verify your chip.☆63Updated this week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- ☆11Updated 5 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- 2022龙芯杯个人赛三等奖作品☆15Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆28Updated 6 months ago
- ☆78Updated 3 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆86Updated 3 months ago
- CQU Dual Issue Machine☆35Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 10 months ago