abmfy / cod23-grp04
A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered by SpinalHDL and Verilator. Supports running simple OS like uCore. Course project of Computer Organization and Design, Tsinghua University.
☆13Updated last year
Alternatives and similar repositories for cod23-grp04:
Users that are interested in cod23-grp04 are comparing it to the libraries listed below
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆12Updated 4 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- ☆34Updated last year
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- ☆62Updated 3 months ago
- ☆63Updated 7 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- This is an IDE for YSYX_NPC debuging☆11Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 11 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆23Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- ☆17Updated 7 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- ☆63Updated last month
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- The official website of One Student One Chip project.☆10Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 4 months ago
- ☆11Updated 9 months ago
- ☆61Updated last year
- ☆79Updated last month
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆13Updated 2 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆15Updated this week
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆16Updated 2 weeks ago
- Pick your favorite language to verify your chip.☆41Updated 2 weeks ago