agra-uni-bremen / microrv32Links
SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
☆49Updated 8 months ago
Alternatives and similar repositories for microrv32
Users that are interested in microrv32 are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Platform Level Interrupt Controller☆41Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- ☆59Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- RISC-V Nox core☆64Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆96Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆26Updated 2 weeks ago
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated last week
- The multi-core cluster of a PULP system.☆101Updated this week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆44Updated 2 months ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- Re-coded Xilinx primitives for Verilator use☆48Updated last year
- ☆39Updated last year
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week