agra-uni-bremen / microrv32
SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
☆44Updated 4 months ago
Alternatives and similar repositories for microrv32:
Users that are interested in microrv32 are comparing it to the libraries listed below
- Platform Level Interrupt Controller☆36Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆37Updated this week
- RISC-V Nox core☆62Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated last week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- The multi-core cluster of a PULP system.☆85Updated last week
- RISC-V RV32IMAFC Core for MCU☆36Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆63Updated this week
- ☆53Updated 4 years ago
- ☆88Updated last year
- ☆59Updated 3 years ago
- Re-coded Xilinx primitives for Verilator use☆43Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago