agra-uni-bremen / microrv32Links
SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
☆47Updated 7 months ago
Alternatives and similar repositories for microrv32
Users that are interested in microrv32 are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- RISC-V Nox core☆62Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- RISC-V RV32IMAFC Core for MCU☆37Updated 4 months ago
- ☆59Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- A simple DDR3 memory controller☆55Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- ☆58Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Simple runtime for Pulp platforms☆48Updated this week
- The multi-core cluster of a PULP system.☆97Updated this week