agra-uni-bremen / microrv32Links
SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
☆50Updated 9 months ago
Alternatives and similar repositories for microrv32
Users that are interested in microrv32 are comparing it to the libraries listed below
Sorting:
- RISC-V Nox core☆66Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- ☆59Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Platform Level Interrupt Controller☆41Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- SpinalHDL Hardware Math Library☆89Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆97Updated last month
- A simple DDR3 memory controller☆57Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- ☆26Updated 2 weeks ago
- RISC-V Verification Interface☆99Updated 2 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆88Updated last week
- Generic Register Interface (contains various adapters)☆123Updated last month