fayalalebrun / awesome-spinalhdlLinks
List of SpinalHDL projects, libraries, and learning resources.
☆19Updated 6 months ago
Alternatives and similar repositories for awesome-spinalhdl
Users that are interested in awesome-spinalhdl are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 11 months ago
- ☆55Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- ☆67Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆27Updated 4 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated 11 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆30Updated 3 weeks ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago