List of SpinalHDL projects, libraries, and learning resources.
☆30Jan 6, 2026Updated 5 months ago
Alternatives and similar repositories for awesome-spinalhdl
Users that are interested in awesome-spinalhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL Hardware Math Library☆101Jul 12, 2024Updated last year
- ☆15Mar 27, 2026Updated 2 months ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A basic SpinalHDL project☆98Aug 15, 2025Updated 10 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- [DATE'23] The official code for paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆24May 25, 2026Updated 3 weeks ago
- An example model of a Network Processing Unit using the PFPSim framework.☆14Aug 23, 2016Updated 9 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- System-on-chip design for NOP in NSCSCC 2023.☆13Aug 21, 2023Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 4 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆135Aug 27, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Linux driver for VS1053 and VS1063 audio codecs☆12Mar 15, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 6 months ago
- ☆24May 6, 2023Updated 3 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 10 months ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Hinton's Forward-Forward Algorithm Implementation PyTorch☆12Sep 4, 2023Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆230Updated this week
- The sources of the online SpinalHDL doc☆31Jun 11, 2026Updated last week
- ☆19Jul 6, 2023Updated 2 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆37Mar 14, 2021Updated 5 years ago