fayalalebrun / awesome-spinalhdl
List of SpinalHDL projects, libraries, and learning resources.
☆14Updated 3 weeks ago
Alternatives and similar repositories for awesome-spinalhdl:
Users that are interested in awesome-spinalhdl are comparing it to the libraries listed below
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 6 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated 2 months ago
- ☆26Updated 2 weeks ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- ☆55Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- SpinalHDL components for Corundum Ethernet☆11Updated last year
- ☆33Updated last month
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- RISC-V Nox core☆62Updated last month
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 4 months ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- ☆38Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆23Updated 10 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆39Updated 2 years ago
- ☆25Updated 3 years ago
- Re-coded Xilinx primitives for Verilator use☆47Updated last year