fayalalebrun / awesome-spinalhdlLinks
List of SpinalHDL projects, libraries, and learning resources.
☆18Updated 5 months ago
Alternatives and similar repositories for awesome-spinalhdl
Users that are interested in awesome-spinalhdl are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- SpinalHDL Hardware Math Library☆90Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- ☆53Updated 6 years ago
- ☆29Updated 5 years ago
- ☆36Updated 6 years ago
- ☆64Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- The memory model was leveraged from micron.☆23Updated 7 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago