fayalalebrun / awesome-spinalhdlLinks
List of SpinalHDL projects, libraries, and learning resources.
☆17Updated 5 months ago
Alternatives and similar repositories for awesome-spinalhdl
Users that are interested in awesome-spinalhdl are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- SpinalHDL Hardware Math Library☆90Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆29Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 8 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last week
- General Purpose AXI Direct Memory Access☆58Updated last year
- ☆64Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆60Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A small Neural Network Processor for Edge devices.☆12Updated 2 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- ☆33Updated 5 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- ☆29Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- sram/rram/mram.. compiler☆39Updated last year