fayalalebrun / awesome-spinalhdlView external linksLinks
List of SpinalHDL projects, libraries, and learning resources.
☆25Jan 6, 2026Updated last month
Alternatives and similar repositories for awesome-spinalhdl
Users that are interested in awesome-spinalhdl are comparing it to the libraries listed below
Sorting:
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- ☆15Dec 6, 2024Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 4 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- A basic SpinalHDL project☆90Aug 15, 2025Updated 6 months ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23May 9, 2024Updated last year
- ☆21Feb 15, 2023Updated 3 years ago
- [DATE'23] The official code for paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆23Jan 19, 2026Updated 3 weeks ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated 2 weeks ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- ☆24May 6, 2023Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆27Dec 15, 2021Updated 4 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆122Aug 27, 2024Updated last year
- ☆27Jan 22, 2023Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week
- ☆33Mar 20, 2025Updated 10 months ago
- The sources of the online SpinalHDL doc☆30Updated this week
- ☆306Jan 23, 2026Updated 3 weeks ago