List of SpinalHDL projects, libraries, and learning resources.
☆30Jan 6, 2026Updated 9 months ago
Alternatives and similar repositories for awesome-spinalhdl
Users that are interested in awesome-spinalhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL Hardware Math Library☆105Jul 12, 2024Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- A basic SpinalHDL project☆101Aug 15, 2025Updated last year
- ☆14Mar 27, 2026Updated 6 months ago
- An out-of-order processor that supports multiple instruction sets.☆23Aug 23, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 10 months ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Labs to learn SpinalHDL☆159Jul 4, 2024Updated 2 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- [DATE'23] The official code for paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆25Updated this week
- ☆12Feb 16, 2019Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated 2 weeks ago
- System-on-chip design for NOP in NSCSCC 2023.☆15Aug 21, 2023Updated 3 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Jan 25, 2023Updated 3 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 5 years ago
- Python script for controlling the debug-jtag port of riscv cores☆16Mar 27, 2021Updated 5 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆262Oct 9, 2026Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆49Apr 9, 2024Updated 2 years ago
- ☆24May 6, 2023Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Sep 28, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Linux driver for VS1053 and VS1063 audio codecs☆12Mar 15, 2023Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 10 months ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Oct 10, 2026Updated last week
- ☆328Jan 23, 2026Updated 8 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆42Jul 3, 2023Updated 3 years ago