jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆136Updated 11 months ago
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- Labs to learn SpinalHDL☆148Updated 11 months ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- A basic SpinalHDL project☆86Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- ☆158Updated last month
- ☆63Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AHB3-Lite Interconnect☆89Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- AXI协议规范中文翻译版☆150Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- ☆64Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- 国产VU13P加速卡资料☆73Updated 2 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Basic RISC-V Test SoC☆128Updated 6 years ago
- AXI总线连接器☆97Updated 5 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week