jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆139Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Labs to learn SpinalHDL☆150Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆174Updated last week
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A basic SpinalHDL project☆88Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- ☆65Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆109Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- OpenXuantie - OpenE902 Core☆155Updated last year
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- AHB3-Lite Interconnect☆92Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- ☆190Updated 2 months ago
- PCI express simulation framework for Cocotb☆173Updated last week
- OpenSource HummingBird RISC-V Software Development Kit☆163Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆220Updated 2 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆374Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- A simple implementation of a UART modem in Verilog.☆154Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 9 months ago
- Verilog UART☆180Updated 12 years ago