jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆141Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- Labs to learn SpinalHDL☆149Updated last year
- A basic SpinalHDL project☆86Updated 2 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- ☆65Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- OpenXuantie - OpenE902 Core☆159Updated last year
- AHB3-Lite Interconnect☆94Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- PCI express simulation framework for Cocotb☆179Updated last month
- 国产VU13P加速卡资料☆79Updated 7 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆165Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ☆198Updated 4 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆142Updated last year