SpinalHDL-tutorial based on Jupyter Notebook
☆152Jun 14, 2024Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆90Aug 15, 2025Updated 6 months ago
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- Scala based HDL☆1,929Updated this week
- The sources of the online SpinalHDL doc☆30Updated this week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆47Apr 9, 2024Updated last year
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- ☆23Oct 1, 2022Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- ☆309Jan 23, 2026Updated last month
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- ☆24May 6, 2023Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- RoCE v2 hardware and software implementation☆184Sep 26, 2024Updated last year
- ☆21Feb 15, 2023Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆15Dec 6, 2024Updated last year
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Linux on LiteX-VexRiscv☆689Feb 16, 2026Updated 2 weeks ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Digital Design with Chisel☆899Feb 26, 2026Updated last week
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- ☆18Jul 9, 2025Updated 7 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago