jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆138Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- Labs to learn SpinalHDL☆149Updated last year
- A basic SpinalHDL project☆87Updated 3 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆65Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- AHB3-Lite Interconnect☆90Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- OpenXuantie - OpenE902 Core☆153Updated last year
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆50Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆159Updated last year
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- ☆176Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- ☆67Updated 9 years ago
- 国产VU13P加速卡资料☆76Updated 4 months ago
- Some useful documents of Synopsys☆77Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated 2 months ago