jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆145Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Labs to learn SpinalHDL☆149Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆178Updated 2 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- A basic SpinalHDL project☆86Updated 3 months ago
- ☆65Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆107Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- AHB3-Lite Interconnect☆95Updated last year
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- OpenXuantie - OpenE902 Core☆161Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- PCI express simulation framework for Cocotb☆182Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆193Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- Various caches written in Verilog-HDL☆128Updated 10 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆388Updated last month
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- Verilog Configurable Cache☆185Updated last week
- OpenSource HummingBird RISC-V Software Development Kit☆166Updated last year
- ☆204Updated 4 months ago
- RISC-V Integration for PYNQ☆177Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago