jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆146Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- Labs to learn SpinalHDL☆150Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- ☆65Updated 5 years ago
- AHB3-Lite Interconnect☆104Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆127Updated 3 years ago
- A basic SpinalHDL project☆86Updated 3 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆108Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆183Updated 3 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- AMBA bus generator including AXI, AHB, and APB☆114Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆397Updated 2 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆166Updated 2 years ago
- PCI express simulation framework for Cocotb☆181Updated 2 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆194Updated 3 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆228Updated 2 years ago
- Chisel examples and code snippets☆263Updated 3 years ago
- OpenXuantie - OpenE902 Core☆161Updated last year
- Verilog UART☆186Updated 12 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- 国产VU13P加速卡资料☆79Updated 8 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆215Updated 2 weeks ago
- ☆209Updated 5 months ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago