jijingg / Spinal-bootcamp
SpinalHDL-tutorial based on Jupyter Notebook
☆129Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for Spinal-bootcamp
- Labs to learn SpinalHDL☆144Updated 4 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago
- ☆58Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year
- AXI interface modules for Cocotb☆214Updated last year
- AHB3-Lite Interconnect☆82Updated 6 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- A basic SpinalHDL project☆77Updated last month
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆266Updated 6 months ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated this week
- AXI协议规范中文翻译版☆132Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆259Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- PCI express simulation framework for Cocotb☆139Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆67Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆84Updated 4 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆75Updated 4 years ago
- round robin arbiter☆68Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆69Updated 6 years ago
- Opensource DDR3 Controller☆217Updated this week
- ☆63Updated 2 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago