jijingg / Spinal-bootcamp
SpinalHDL-tutorial based on Jupyter Notebook
☆132Updated 9 months ago
Alternatives and similar repositories for Spinal-bootcamp:
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
- Labs to learn SpinalHDL☆147Updated 8 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- ☆124Updated 2 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆136Updated 3 weeks ago
- AXI interface modules for Cocotb☆242Updated last year
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- ☆63Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- AHB3-Lite Interconnect☆85Updated 10 months ago
- PCI express simulation framework for Cocotb☆153Updated last year
- ☆62Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- SDRAM controller with AXI4 interface☆88Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆56Updated 3 years ago
- Verilog Configurable Cache☆172Updated 3 months ago
- AXI协议规范中文翻译版☆140Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- A basic SpinalHDL project☆83Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- Some useful documents of Synopsys☆66Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- round robin arbiter☆70Updated 10 years ago
- AXI总线连接器☆95Updated 4 years ago
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago