jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆138Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- Labs to learn SpinalHDL☆149Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- A basic SpinalHDL project☆87Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated 3 weeks ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆208Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- AHB3-Lite Interconnect☆89Updated last year
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆354Updated last year
- ☆63Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆136Updated last year
- ☆168Updated 2 weeks ago
- IEEE 754 floating point unit in Verilog☆140Updated 9 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆283Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆183Updated 2 years ago
- 国产VU13P加速卡资料☆73Updated 3 months ago
- AXI协议规范中文翻译版☆153Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- OpenXuantie - OpenE902 Core☆152Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- AXI interface modules for Cocotb☆270Updated last year