jijingg / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆151Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Updated 5 years ago
- Labs to learn SpinalHDL☆153Updated last year
- AHB3-Lite Interconnect☆109Updated last year
- A basic SpinalHDL project☆90Updated 5 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆208Updated 5 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- OpenXuantie - OpenE902 Core☆172Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Updated 2 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- ☆65Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- PCI express simulation framework for Cocotb☆192Updated 5 months ago
- AXI4 and AXI4-Lite interface definitions☆101Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- 国产VU13P加速卡资料☆83Updated 10 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆417Updated 4 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Updated 2 years ago
- Various caches written in Verilog-HDL☆127Updated 10 years ago
- FFT generator using Chisel☆63Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆198Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆267Updated 2 weeks ago
- ☆74Updated 10 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago