Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆56Jun 11, 2023Updated 3 years ago
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated 2 years ago
- Scala based HDL☆2,000Updated this week
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated 2 years ago
- The sources of the online SpinalHDL doc☆31Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆24May 6, 2023Updated 3 years ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated last year
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 4 months ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆10Apr 4, 2025Updated last year
- ☆23Feb 15, 2023Updated 3 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 4 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆20Feb 2, 2026Updated 4 months ago
- ☆13Apr 12, 2023Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Testbenches for HDL projects☆23Updated this week
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- ☆24Oct 1, 2022Updated 3 years ago
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆65Updated this week
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆37Oct 28, 2024Updated last year
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated 11 months ago
- Various projects of SPI loader module for xilinx fpga☆33Jul 20, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- Kria Motor control library☆26Aug 18, 2025Updated 9 months ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- ☆12Sep 18, 2024Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- ☆14May 15, 2023Updated 3 years ago