thuCGRA / SpinalHDL_Chinese_DocLinks
Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆52Updated 2 years ago
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- understanding of cocotb (In Chinese Only)☆20Updated 4 months ago
- ☆64Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆79Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆37Updated 6 years ago
- AXI总线连接器☆104Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆69Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆56Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆142Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- A basic SpinalHDL project☆86Updated 2 months ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- ☆44Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago