Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆56Jun 11, 2023Updated 3 years ago
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- A basic SpinalHDL project☆98Aug 15, 2025Updated 10 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated 2 years ago
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The sources of the online SpinalHDL doc☆31Jun 26, 2026Updated last week
- ☆24May 6, 2023Updated 3 years ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Nov 15, 2021Updated 4 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Apr 4, 2025Updated last year
- ☆23Feb 15, 2023Updated 3 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 4 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆20Feb 2, 2026Updated 5 months ago
- ☆13Apr 12, 2023Updated 3 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- Testbenches for HDL projects☆23Jun 29, 2026Updated last week
- 在vscode上的数字设计开发插件☆396Jan 27, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- ☆24Oct 1, 2022Updated 3 years ago
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆65Jun 10, 2026Updated 3 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆233Jun 20, 2026Updated 2 weeks ago
- Code Server☆12Jun 28, 2021Updated 5 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆37Oct 28, 2024Updated last year
- Various projects of SPI loader module for xilinx fpga☆34Jul 20, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- Kria Motor control library☆25Aug 18, 2025Updated 10 months ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- ☆12Sep 18, 2024Updated last year
- ☆322Jan 23, 2026Updated 5 months ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago