thuCGRA / SpinalHDL_Chinese_DocView external linksLinks
Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆53Jun 11, 2023Updated 2 years ago
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- A basic SpinalHDL project☆90Aug 15, 2025Updated 5 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆151Jun 14, 2024Updated last year
- The sources of the online SpinalHDL doc☆30Jan 27, 2026Updated 2 weeks ago
- Scala based HDL☆1,918Feb 5, 2026Updated last week
- Labs to learn SpinalHDL☆153Jul 4, 2024Updated last year
- ☆21Feb 15, 2023Updated 2 years ago
- ☆24May 6, 2023Updated 2 years ago
- Re-coded Xilinx primitives for Verilator use☆51Jun 24, 2025Updated 7 months ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 7 years ago
- ☆14May 15, 2023Updated 2 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 8 years ago
- ☆10Apr 4, 2025Updated 10 months ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Nov 15, 2021Updated 4 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 3 years ago
- Testbenches for HDL projects☆22Feb 6, 2026Updated last week
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- understanding of cocotb （In Chinese Only）☆20Jun 10, 2025Updated 8 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- ☆306Jan 23, 2026Updated 3 weeks ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 6 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- 在vscode上的数字设计开发插件☆394Jan 27, 2023Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated last month
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆36Oct 28, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- ☆38Jul 6, 2025Updated 7 months ago
- ☆26Nov 3, 2020Updated 5 years ago
- Xilinx Tcl Store☆370Updated this week
- GoAI 2.0 Public Repository☆25Apr 11, 2022Updated 3 years ago