thuCGRA / SpinalHDL_Chinese_DocLinks
Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆52Updated 2 years ago
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆64Updated 3 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- understanding of cocotb (In Chinese Only)☆18Updated 3 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- General Purpose AXI Direct Memory Access☆59Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AXI总线连接器☆104Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- ☆36Updated 6 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆23Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆79Updated 3 years ago