Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆54Jun 11, 2023Updated 2 years ago
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- A basic SpinalHDL project☆90Aug 15, 2025Updated 6 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- The sources of the online SpinalHDL doc☆30Feb 27, 2026Updated last week
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆47Apr 9, 2024Updated last year
- ☆21Feb 15, 2023Updated 3 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Kria Motor control library☆21Aug 18, 2025Updated 6 months ago
- ☆24May 6, 2023Updated 2 years ago
- Re-coded Xilinx primitives for Verilator use☆52Jun 24, 2025Updated 8 months ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- ☆14May 15, 2023Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- ☆10Apr 4, 2025Updated 11 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- Testbenches for HDL projects☆22Updated this week
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Multiplatform Driver for Qorvo/Decawave DW3000☆27May 28, 2025Updated 9 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- understanding of cocotb （In Chinese Only）☆21Jun 10, 2025Updated 8 months ago
- ☆23Oct 1, 2022Updated 3 years ago
- FEMU: Accurate, Scalable and Extensible NVMe SSD Emulator (FAST'18). Please checkout https://github.com/vtess/FEMU for latest development…☆20Jun 16, 2022Updated 3 years ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- ☆309Jan 23, 2026Updated last month
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 2 months ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- ☆21Jul 28, 2016Updated 9 years ago