thuCGRA / SpinalHDL_Chinese_DocLinks
Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆52Updated 2 years ago
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- understanding of cocotb (In Chinese Only)☆17Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Open IP in Hardware Description Language.☆24Updated last year
- FFT generator using Chisel☆62Updated 3 years ago
- ☆60Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- ☆76Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆23Updated 2 years ago
- ☆34Updated 6 years ago
- AXI总线连接器☆103Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆53Updated 6 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago