thuCGRA / SpinalHDL_Chinese_DocLinks
Translated SpinalHDL-Doc(v1.7.2) into Chinese
☆48Updated last year
Alternatives and similar repositories for SpinalHDL_Chinese_Doc
Users that are interested in SpinalHDL_Chinese_Doc are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- FFT generator using Chisel☆59Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- ☆51Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- understanding of cocotb (In Chinese Only)☆17Updated last year
- ☆33Updated 6 years ago
- ☆49Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- Open IP in Hardware Description Language.☆23Updated last year
- ☆23Updated 2 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- ☆28Updated 4 years ago