Scala based HDL
☆2,022Aug 6, 2026Updated this week
Alternatives and similar repositories for SpinalHDL
Users that are interested in SpinalHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,216Feb 11, 2026Updated 5 months ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,748Updated this week
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated 2 years ago
- A basic SpinalHDL project☆98Aug 15, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Build your hardware, easily!☆4,033Updated this week
- Rocket Chip Generator☆3,835Jun 2, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,468Updated this week
- Yosys Open SYnthesis Suite☆4,653Updated this week
- ☆323Jan 23, 2026Updated 6 months ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Digital Design with Chisel☆924Jul 21, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilator open-source SystemVerilog simulator and lint system☆3,819Updated this week
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆49Apr 9, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,348Jul 29, 2026Updated last week
- Hardware Description Languages☆1,165Jul 9, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,306Jul 31, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,649Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,443Jul 30, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SpinalHDL Hardware Math Library☆102Jul 12, 2024Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆164Mar 16, 2025Updated last year
- Bluespec Compiler (BSC)☆1,136Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,147Sep 10, 2024Updated last year
- Linux on LiteX-VexRiscv☆731Jun 22, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,065Jul 16, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The sources of the online SpinalHDL doc☆31Jul 21, 2026Updated 2 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,845Jul 10, 2026Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 6 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated last year