datenlord / poseidon-spinalLinks
The hardware implementation of Poseidon hash function in SpinalHDL
☆19Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Chisel module for performing Multi-Scalar Multiplication☆12Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- ☆81Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- Hardware Description Language Translator☆17Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆20Updated 4 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last month
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- RISC-V Functional ISA Simulator☆17Updated last week
- AXI X-Bar☆19Updated 5 years ago
- Run Rocket Chip on VCU128☆30Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆45Updated 10 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆23Updated 7 years ago
- sram/rram/mram.. compiler☆35Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago