datenlord / poseidon-spinal
The hardware implementation of Poseidon hash function in SpinalHDL
☆17Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for poseidon-spinal
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- Chisel module for performing Multi-Scalar Multiplication☆12Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆36Updated last month
- Hardware Description Language Translator☆15Updated 3 weeks ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- hardware implement of huffman coding(written in verilog)☆10Updated 7 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆46Updated 6 years ago
- ☆76Updated 8 months ago
- Quad cluster of RISC-V cores with peripherals and local memory☆22Updated 2 years ago
- AXI X-Bar☆19Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆17Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- SpinalHDL - Cryptography libraries☆50Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- Run Rocket Chip on VCU128☆27Updated this week
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆39Updated 9 years ago
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆27Updated 3 years ago