datenlord / poseidon-spinalLinks
The hardware implementation of Poseidon hash function in SpinalHDL
☆19Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated 3 weeks ago
- ☆80Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Hardware Description Language Translator☆17Updated 3 months ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆28Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆76Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Run Rocket Chip on VCU128☆30Updated 9 months ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Generic Register Interface (contains various adapters)☆128Updated last month
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 3 weeks ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- hardware implement of huffman coding(written in verilog)☆13Updated 8 years ago
- ☆23Updated 4 years ago
- This script generates and analyzes prefix tree adders.☆40Updated 4 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆48Updated 10 years ago