The hardware implementation of Poseidon hash function in SpinalHDL
☆21Jun 5, 2022Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 3 years ago
- ☆47Aug 21, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- ☆21Sep 22, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- ☆28Aug 31, 2023Updated 2 years ago
- ☆22Feb 15, 2023Updated 3 years ago
- ☆20Dec 24, 2019Updated 6 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- SpinalHDL Hardware Math Library☆97Jul 12, 2024Updated last year
- Fast zkVM born at a16z Crypto substantially adapted by ICME Labs (NovaNet) for verifiable machine learning. ⚡☆53Updated this week
- ☆11Feb 26, 2023Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆20Feb 22, 2023Updated 3 years ago
- a falling blocks clone☆30Mar 26, 2018Updated 7 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated 2 months ago
- Sparse MerkleTree implementation in Rust☆19Oct 16, 2019Updated 6 years ago
- Rust library for accumulation schemes☆25Jan 24, 2023Updated 3 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- ☆27Jan 22, 2023Updated 3 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 6 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated 2 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- my first ever browser game☆10Jun 21, 2025Updated 9 months ago
- ☆12Feb 15, 2024Updated 2 years ago