datenlord / poseidon-spinalLinks
The hardware implementation of Poseidon hash function in SpinalHDL
☆19Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆35Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 2 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated last week
- Chisel Cheatsheet☆34Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- ☆80Updated last year
- ☆80Updated last week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆29Updated 4 years ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆18Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- Generic Register Interface (contains various adapters)☆130Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆15Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated last month
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆49Updated 10 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- SpinalHDL - Cryptography libraries☆57Updated last year