datenlord / poseidon-spinalLinks
The hardware implementation of Poseidon hash function in SpinalHDL
☆20Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆19Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆30Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- ☆15Updated 4 years ago
- ☆25Updated 4 years ago
- ☆82Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆20Updated 8 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 2 years ago
- Generic Register Interface (contains various adapters)☆133Updated last month
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated this week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 3 months ago