The hardware implementation of Poseidon hash function in SpinalHDL
☆21Jun 5, 2022Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 4 years ago
- ☆16Jan 5, 2024Updated 2 years ago
- ☆49Aug 21, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- List of SpinalHDL projects, libraries, and learning resources.☆29Jan 6, 2026Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆54Feb 2, 2026Updated 2 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆13Aug 21, 2023Updated 2 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- ☆21Sep 22, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆28Aug 31, 2023Updated 2 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- ☆20Dec 24, 2019Updated 6 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- SpinalHDL Hardware Math Library☆99Jul 12, 2024Updated last year
- ☆11Feb 26, 2023Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆20Feb 22, 2023Updated 3 years ago
- Fast zkVM born at a16z Crypto substantially adapted by ICME Labs (NovaNet) for verifiable machine learning. ⚡☆55Updated this week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- a falling blocks clone☆30Mar 26, 2018Updated 8 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated 3 months ago
- Sparse MerkleTree implementation in Rust☆19Oct 16, 2019Updated 6 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated last month
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 6 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- LegoGroth16 implementation on top of Zexe☆25Dec 3, 2021Updated 4 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- A basic SpinalHDL project☆93Aug 15, 2025Updated 7 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago