datenlord / poseidon-spinalLinks
The hardware implementation of Poseidon hash function in SpinalHDL
☆21Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆20Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Updated 2 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 3 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆28Updated 5 months ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆30Updated 4 years ago
- ☆82Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Elgamal's over Elliptic Curves☆20Updated 7 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Updated last month
- ☆20Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆44Updated 11 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- ☆25Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆25Updated last month
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Updated 7 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Updated 5 years ago
- ☆13Updated 10 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated 2 years ago
- SpinalHDL - Cryptography libraries☆59Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Quad cluster of RISC-V cores with peripherals and local memory☆24Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 4 years ago
- FFT generator using Chisel☆63Updated 4 years ago