datenlord / poseidon-spinalLinks
The hardware implementation of Poseidon hash function in SpinalHDL
☆19Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆34Updated last year
- ☆23Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆18Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated last month
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 5 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆28Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- ☆80Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- An open-source custom cache generator.☆34Updated last year
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 7 years ago
- ☆13Updated 10 years ago
- RISC-V Functional ISA Simulator☆18Updated 3 months ago
- Low level arithmetic primitives in RTL☆23Updated 5 years ago
- ☆26Updated 2 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 4 years ago
- SpinalHDL - Cryptography libraries☆57Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- sram/rram/mram.. compiler☆42Updated 2 years ago