datenlord / poseidon-spinalLinks
The hardware implementation of Poseidon hash function in SpinalHDL
☆20Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆19Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆35Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 8 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 3 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆11Updated 6 years ago
- ☆25Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- ☆26Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 2 months ago
- ☆81Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆13Updated 10 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- SpinalHDL - Cryptography libraries☆57Updated last year
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- Hardware Description Language Translator☆17Updated 6 months ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆30Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆88Updated this week
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆53Updated 5 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Updated 5 years ago