datenlord / poseidon-spinal
The hardware implementation of Poseidon hash function in SpinalHDL
☆19Updated 2 years ago
Alternatives and similar repositories for poseidon-spinal:
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆12Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 10 years ago
- Hardware Description Language Translator☆16Updated last week
- hardware implement of huffman coding(written in verilog)☆12Updated 7 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- RISC-V Functional ISA Simulator☆16Updated 10 months ago
- ☆81Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- ☆56Updated 4 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- Generic Register Interface (contains various adapters)☆116Updated 7 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 6 months ago
- AXI X-Bar☆19Updated 5 years ago
- ☆13Updated 10 years ago
- ☆18Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 5 months ago
- ☆16Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- ☆11Updated last month