The hardware implementation of Poseidon hash function in SpinalHDL
☆21Jun 5, 2022Updated 3 years ago
Alternatives and similar repositories for poseidon-spinal
Users that are interested in poseidon-spinal are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 3 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- ☆16Jan 5, 2024Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- ☆47Aug 21, 2024Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- ☆21Feb 15, 2023Updated 3 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- ☆20Dec 24, 2019Updated 6 years ago
- ☆21Sep 22, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Rust library for accumulation schemes☆25Jan 24, 2023Updated 3 years ago
- An High-Performance SLAM Hardware Accelerator Implementation for FPGA☆71Nov 10, 2024Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- LegoGroth16 implementation on top of Zexe☆25Dec 3, 2021Updated 4 years ago
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- Template repository for a CG proposal or work item.☆17Aug 30, 2024Updated last year
- ☆27Aug 31, 2023Updated 2 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- Poseidon Rust library☆39Mar 13, 2023Updated 2 years ago
- Hyper-parallel ZK coprocessing.☆17Aug 29, 2025Updated 6 months ago
- Welcome to CV-PCL Viewer! This software has simple image and video processing functions, as well as the ability to visualize point cloud …☆16Jul 20, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- ☆40Mar 2, 2023Updated 3 years ago
- sram/rram/mram.. compiler☆47Sep 11, 2023Updated 2 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- The processingjs.org website☆29Jun 5, 2020Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago