SpinalHDL AdderNet MNIST
☆11Feb 26, 2021Updated 5 years ago
Alternatives and similar repositories for spinalAdderNetMNIST
Users that are interested in spinalAdderNetMNIST are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 5 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- A static web ui for llama.cpp server. The llama.cpp chat interface for everyone. base on chatbot-ui☆17Oct 27, 2024Updated last year
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆158Jan 29, 2024Updated 2 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆31Nov 20, 2018Updated 7 years ago
- ☆14Aug 6, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- A basic SpinalHDL project☆91Aug 15, 2025Updated 7 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- ☆23Oct 1, 2022Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated last year
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- ☆12Dec 31, 2021Updated 4 years ago
- An High-Performance SLAM Hardware Accelerator Implementation for FPGA☆71Nov 10, 2024Updated last year
- CS525 Group research Paper. A central server uses network topology/clustering algorithm to assign clusters for workers. A special aggrega…☆18Sep 1, 2021Updated 4 years ago
- [ICDE 2023] Exploring both Individuality and Cooperation for Air-Ground Spatial Crowdsourcing by Multi-Agent Deep Reinforcement Learning☆26Nov 30, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago