SpinalHDL Hardware Math Library
☆96Jul 12, 2024Updated last year
Alternatives and similar repositories for math
Users that are interested in math are comparing it to the libraries listed below
Sorting:
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- ☆22Feb 15, 2023Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- ☆309Jan 23, 2026Updated last month
- Labs to learn SpinalHDL☆155Jul 4, 2024Updated last year
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Scala based HDL☆1,935Updated this week
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- ☆24May 6, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆206Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 2 weeks ago
- The sources of the online SpinalHDL doc☆30Mar 6, 2026Updated 2 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆17Dec 27, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Mar 12, 2026Updated last week
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ☆15Dec 6, 2024Updated last year
- A configurable SRAM generator☆58Mar 4, 2026Updated 2 weeks ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago