tomverbeure / mathLinks
SpinalHDL Hardware Math Library
☆86Updated 10 months ago
Alternatives and similar repositories for math
Users that are interested in math are comparing it to the libraries listed below
Sorting:
- Mathematical Functions in Verilog☆92Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- SystemVerilog frontend for Yosys☆117Updated last week
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆78Updated 7 months ago
- Verilog wishbone components☆115Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Control and Status Register map generator for HDL projects☆116Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Re-coded Xilinx primitives for Verilator use☆48Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- FuseSoC standard core library☆139Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- Verilog digital signal processing components☆139Updated 2 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year