This is my first trial project for designing RISC-V in Chisel
☆17Apr 29, 2024Updated 2 years ago
Alternatives and similar repositories for dirv
Users that are interested in dirv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆32Jul 11, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- RISC-V Software Simulation☆20May 3, 2019Updated 7 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Game Boy / Game Boy Color emulator running on an FPGA☆19Nov 2, 2025Updated 6 months ago
- ☆11Jan 21, 2019Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆61Oct 1, 2023Updated 2 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 6 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- ☆22Sep 26, 2025Updated 7 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- RISC-VのCPU作った☆20Oct 21, 2019Updated 6 years ago
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- ☆14Mar 18, 2026Updated 2 months ago
- Reinventing the wheel.☆15Oct 22, 2021Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- Basic Common Modules☆48Apr 30, 2026Updated 3 weeks ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆20Feb 9, 2020Updated 6 years ago
- A tiny header-only C++ library for Sixel.☆12Apr 4, 2020Updated 6 years ago
- RISC-V documentation transrate to Japanese.☆73Jan 1, 2022Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆205Aug 27, 2022Updated 3 years ago
- ☆21Mar 18, 2022Updated 4 years ago
- ☆18Jul 9, 2025Updated 10 months ago
- ☆11Apr 29, 2022Updated 4 years ago