This is my first trial project for designing RISC-V in Chisel
☆17Apr 29, 2024Updated 2 years ago
Alternatives and similar repositories for dirv
Users that are interested in dirv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆32Jul 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Software Simulation☆20May 3, 2019Updated 7 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Game Boy / Game Boy Color emulator running on an FPGA☆20Nov 2, 2025Updated 11 months ago
- ☆11Jan 21, 2019Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- ☆27Sep 3, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- RISC-VのCPU作った☆20Oct 21, 2019Updated 7 years ago
- This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.☆18Jul 9, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Sep 28, 2026Updated last month
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Reinventing the wheel.☆15Oct 22, 2021Updated 5 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- A tiny header-only C++ library for Sixel.☆12Apr 4, 2020Updated 6 years ago
- Marginally better than redstone☆104Aug 12, 2020Updated 6 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago