This is my first trial project for designing RISC-V in Chisel
☆17Apr 29, 2024Updated last year
Alternatives and similar repositories for dirv
Users that are interested in dirv are comparing it to the libraries listed below
Sorting:
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆32Jul 11, 2024Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- RISC-V Software Simulation☆20May 3, 2019Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Game Boy / Game Boy Color emulator running on an FPGA☆18Nov 2, 2025Updated 4 months ago
- ☆11Jan 21, 2019Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 4 months ago
- ☆21Sep 26, 2025Updated 5 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Reinventing the wheel.☆15Oct 22, 2021Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- A tiny header-only C++ library for Sixel.☆12Apr 4, 2020Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- RISC-V documentation transrate to Japanese.☆73Jan 1, 2022Updated 4 years ago
- ☆21Mar 18, 2022Updated 4 years ago
- ☆18Jul 9, 2025Updated 8 months ago
- ☆11Apr 29, 2022Updated 3 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago