An RTL generator for a last-level shared inclusive TileLink cache controller
☆24Jan 17, 2025Updated last year
Alternatives and similar repositories for rocket-chip-inclusive-cache
Users that are interested in rocket-chip-inclusive-cache are comparing it to the libraries listed below
Sorting:
- ☆25Dec 4, 2025Updated 3 months ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- ☆11Oct 8, 2024Updated last year
- Convert case classes to form data automatically (e.g., for Stripe API)☆12Dec 13, 2024Updated last year
- A Scala 3, lightweight and functional non-intrusive library to build typed and declarative Scala application with managed resources and d…☆12Mar 16, 2025Updated 11 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- All Rudder public plugins in one repository. Licenses are by-plugin.☆16Updated this week
- ☆15Updated this week
- Git history navigation for dedicated methods, across all kinds of changes incl. complex refactorings.☆11Feb 12, 2025Updated last year
- Small, simple, minimal HTTP library written in Scala.☆11Nov 15, 2024Updated last year
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 3 weeks ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- Functional abstractions for Kubernetes leases in Scala☆12Dec 13, 2024Updated last year
- A purely functional microservice template in Scala☆12Mar 16, 2025Updated 11 months ago
- Scala Algebra System☆17Feb 27, 2026Updated last week
- Serialization toolbox for Pekko messages, events and persistent state that helps achieve compile-time guarantee on serializability. No mo…☆14Feb 23, 2026Updated last week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last month
- A lightweight event streaming library for Scala 3☆14Jan 30, 2026Updated last month
- The fastest way to create complex web applications in Scala!☆17Feb 27, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Code exploration via diagrams☆22Sep 18, 2024Updated last year
- ☆19May 1, 2023Updated 2 years ago
- Configure CI intelligently across sbt projects. Run locally or from GitHub Actions with a single command. Generate summaries in HTML.☆22Jan 18, 2026Updated last month
- Open-source non-blocking L2 cache☆54Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- openapi4s☆26Sep 17, 2025Updated 5 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A simple purely functional engine to evaluate rules☆26Feb 2, 2026Updated last month
- n10n for nOTIFICATIOn☆30Updated this week