Alternatives and similar repositories for rocket-chip-inclusive-cache

Users that are interested in rocket-chip-inclusive-cache are comparing it to the libraries listed below

• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆47Updated last year
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆35Updated 3 months ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆47Updated last week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆65Updated 9 months ago
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆183Updated 3 months ago
• chipsalliance / diplomacy
  ☆21Updated 5 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆27Updated 2 weeks ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆108Updated 3 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆88Updated last week
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆87Updated 3 months ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆33Updated 2 years ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆51Updated this week
• ucb-bar / uciedigital
  Pure digital components of a UCIe controller
  ☆67Updated last month
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆48Updated 10 months ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆83Updated last year
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated last year
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆154Updated last year
• ucb-bar / testchipip
  ☆85Updated 2 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆66Updated 2 weeks ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆108Updated 4 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆173Updated last year
• sequencer / arithmetic
  ☆33Updated 5 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆63Updated last week
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆109Updated 2 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆37Updated 3 months ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆32Updated last year
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆155Updated 9 months ago
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆126Updated last year