chipsalliance / rocket-chip-inclusive-cache
An RTL generator for a last-level shared inclusive TileLink cache controller
☆19Updated 3 months ago
Alternatives and similar repositories for rocket-chip-inclusive-cache:
Users that are interested in rocket-chip-inclusive-cache are comparing it to the libraries listed below
- This repo includes XiangShan's function units☆21Updated this week
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Open-source non-blocking L2 cache☆42Updated this week
- ☆33Updated last month
- ☆64Updated 2 months ago
- A Scala library for Context-Dependent Environments☆47Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆40Updated 6 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆11Updated 2 months ago
- ☆20Updated last month
- chipyard in mill :P☆78Updated last year
- Advanced Architecture Labs with CVA6☆58Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆35Updated this week
- ☆22Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆70Updated last year
- ☆39Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Open-source high-performance non-blocking cache☆80Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- Intel Compiler for SystemC☆23Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- Pick your favorite language to verify your chip.☆49Updated this week
- Pure digital components of a UCIe controller☆62Updated last week
- Basic chisel difftest environment for RTL design (WIP☆18Updated last month