Labs to learn SpinalHDL
☆155Jul 4, 2024Updated last year
Alternatives and similar repositories for SpinalWorkshop
Users that are interested in SpinalWorkshop are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆91Aug 15, 2025Updated 7 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Scala based HDL☆1,935Updated this week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- The sources of the online SpinalHDL doc☆30Mar 6, 2026Updated 2 weeks ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated last year
- ☆22Feb 15, 2023Updated 3 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- ☆309Jan 23, 2026Updated last month
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆206Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- ☆28Dec 15, 2021Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- ☆17Jul 21, 2017Updated 8 years ago
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Small footprint and configurable Ethernet core☆278Feb 11, 2026Updated last month
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- Common SystemVerilog components☆728Updated this week