SpinalHDL / SpinalWorkshopLinks
Labs to learn SpinalHDL
☆149Updated last year
Alternatives and similar repositories for SpinalWorkshop
Users that are interested in SpinalWorkshop are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆86Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Verilog Configurable Cache☆184Updated 2 weeks ago
- Chisel Learning Journey☆110Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆47Updated last year
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Verilog UART☆183Updated 12 years ago
- Code used in☆197Updated 8 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Chisel examples and code snippets☆259Updated 3 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- A Tiny Processor Core☆113Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- ☆298Updated last month
- Mathematical Functions in Verilog☆95Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago