Labs to learn SpinalHDL
☆159Jul 4, 2024Updated 2 years ago
Alternatives and similar repositories for SpinalWorkshop
Users that are interested in SpinalWorkshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A basic SpinalHDL project☆101Aug 15, 2025Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆49Apr 9, 2024Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆153Jun 14, 2024Updated 2 years ago
- Scala based HDL☆2,053Oct 22, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- The sources of the online SpinalHDL doc☆32Oct 20, 2026Updated last week
- ☆24Feb 15, 2023Updated 3 years ago
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- ☆328Jan 23, 2026Updated 9 months ago
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last month
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆267Updated this week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 9 months ago
- ☆31Dec 15, 2021Updated 4 years ago
- A reimplementation of a tiny stack CPU☆90Dec 8, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 5 months ago
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Linux on LiteX-VexRiscv☆748Oct 8, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- MR1 formally verified RISC-V CPU☆60Dec 16, 2018Updated 7 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,171Sep 21, 2026Updated last month
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Small footprint and configurable DRAM core☆568Updated this week