SpinalHDL / SpinalWorkshopLinks
Labs to learn SpinalHDL
☆148Updated 11 months ago
Alternatives and similar repositories for SpinalWorkshop
Users that are interested in SpinalWorkshop are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆86Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- ☆326Updated 8 months ago
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- Basic RISC-V Test SoC☆128Updated 6 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Chisel examples and code snippets☆251Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆45Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ☆288Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- A Tiny Processor Core☆110Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- RISC-V Integration for PYNQ☆173Updated 5 years ago