SpinalHDL / SpinalWorkshopLinks
Labs to learn SpinalHDL
☆150Updated last year
Alternatives and similar repositories for SpinalWorkshop
Users that are interested in SpinalWorkshop are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆88Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated this week
- ☆294Updated 2 weeks ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Verilog UART☆178Updated 12 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Code used in☆193Updated 8 years ago
- Verilog Configurable Cache☆181Updated 8 months ago
- A Tiny Processor Core☆110Updated last month
- Mathematical Functions in Verilog☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆45Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago