Labs to learn SpinalHDL
☆154Jul 4, 2024Updated last year
Alternatives and similar repositories for SpinalWorkshop
Users that are interested in SpinalWorkshop are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆90Aug 15, 2025Updated 6 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆47Apr 9, 2024Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- The sources of the online SpinalHDL doc☆30Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- ☆21Feb 15, 2023Updated 3 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated 11 months ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- ☆308Jan 23, 2026Updated last month
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated 11 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated 3 weeks ago
- ☆27Dec 15, 2021Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- DisplayPort IP-core☆83Dec 17, 2025Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- Common SystemVerilog components☆713Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Small footprint and configurable Ethernet core☆276Feb 11, 2026Updated 2 weeks ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year