Labs to learn SpinalHDL
☆157Jul 4, 2024Updated last year
Alternatives and similar repositories for SpinalWorkshop
Users that are interested in SpinalWorkshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A basic SpinalHDL project☆98Aug 15, 2025Updated 10 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated 2 years ago
- Scala based HDL☆2,009Jun 20, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- The sources of the online SpinalHDL doc☆31Jun 20, 2026Updated last week
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆163Mar 16, 2025Updated last year
- ☆23Feb 15, 2023Updated 3 years ago
- SpinalHDL Hardware Math Library☆101Jul 12, 2024Updated last year
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- ☆322Jan 23, 2026Updated 5 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 4 months ago
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆233Jun 20, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month
- A reimplementation of a tiny stack CPU☆89Dec 8, 2023Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 5 months ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- ☆17Jul 21, 2017Updated 8 years ago
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆67Jun 22, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- Linux on LiteX-VexRiscv☆723Jun 22, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- Small footprint and configurable Ethernet core☆286Jun 22, 2026Updated last week
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆65Aug 21, 2023Updated 2 years ago