SpinalHDL / SpinalWorkshop

Related projects: ⓘ

• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆126Updated 3 months ago
• SpinalHDL / SpinalTemplateSbt
  A basic SpinalHDL project
  ☆75Updated 2 weeks ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆196Updated 4 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆119Updated 5 years ago
• ultraembedded / core_sdram_axi4
  SDRAM controller with AXI4 interface
  ☆75Updated 5 years ago
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆111Updated 9 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆151Updated 2 years ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆165Updated 3 weeks ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆112Updated 3 months ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆222Updated 2 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆102Updated 5 years ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆82Updated 3 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆126Updated 2 weeks ago
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆82Updated 3 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆77Updated 4 years ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆105Updated last year
• leros-dev / leros
  A Tiny Processor Core
  ☆99Updated last week
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆136Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆255Updated 4 years ago
• Chainsaw-Team / Chainsaw
  a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…
  ☆51Updated 8 months ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆221Updated 4 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆118Updated 7 months ago
• RoaLogic / ahb3lite_interconnect
  AHB3-Lite Interconnect
  ☆81Updated 4 months ago
• SpinalHDL / NaxRiscv
  ☆257Updated 3 weeks ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆94Updated 3 years ago
• adki / gen_amba
  AMBA bus generator including AXI, AHB, and APB
  ☆87Updated 3 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆101Updated 5 years ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆98Updated last year
• freecores / round_robin_arbiter
  round robin arbiter
  ☆66Updated 10 years ago