Demo Sources for Learning Spinal HDL
☆16Dec 5, 2022Updated 3 years ago
Alternatives and similar repositories for SpinalHDLDemo
Users that are interested in SpinalHDLDemo are comparing it to the libraries listed below
Sorting:
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- ☆22Feb 15, 2023Updated 3 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 5 years ago
- ☆24May 6, 2023Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 4 years ago
- An i2c master controller implemented in Verilog☆33Jul 26, 2017Updated 8 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- ☆12Jan 27, 2016Updated 10 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- syn script for DC Compiler☆14May 15, 2022Updated 3 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- ☆22Apr 16, 2023Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 4 months ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Primer Seek in RNA-Seq. Designs RT-PCR primers that validate alternative splicing events from RNA-Seq data.☆13Nov 27, 2016Updated 9 years ago
- CNN accelerator implemented with Spinal HDL☆158Jan 29, 2024Updated 2 years ago
- SpinalHDL Hardware Math Library☆97Jul 12, 2024Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆24Apr 4, 2024Updated last year
- ☆26Oct 6, 2023Updated 2 years ago
- An example of how How to access native libraries in Flutter using Dart FFI☆14Jan 25, 2022Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- Python bindings for the Dynamic Animation and Robotics Toolkit☆16Oct 20, 2018Updated 7 years ago
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago