Demo Sources for Learning Spinal HDL
☆16Dec 5, 2022Updated 3 years ago
Alternatives and similar repositories for SpinalHDLDemo
Users that are interested in SpinalHDLDemo are comparing it to the libraries listed below
Sorting:
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- ☆24May 6, 2023Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- The sources of the online SpinalHDL doc☆30Updated this week
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- An i2c master controller implemented in Verilog☆33Jul 26, 2017Updated 8 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 4 years ago
- A Rust implementation of Yolo for object detection and tracking.☆10Nov 17, 2022Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- TakaTime is a blazingly fast, privacy-focused coding time tracker for Neovim. It works just like WakaTime, but with one major difference…☆47Updated this week
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- ☆12Jan 27, 2016Updated 10 years ago
- FEMM & Matlab Simulation & TI C2000 DSP code for control of switched reluctance machine in Motor and Generator Mode☆12Sep 28, 2018Updated 7 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 5 years ago
- 电子书《bq4050从上电到PF》☆14Feb 13, 2025Updated last year
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- A Halide backend for ONNX☆12Nov 5, 2019Updated 6 years ago