☆27Dec 15, 2021Updated 4 years ago
Alternatives and similar repositories for VexRiscvSocSoftware
Users that are interested in VexRiscvSocSoftware are comparing it to the libraries listed below
Sorting:
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- A basic SpinalHDL project☆90Aug 15, 2025Updated 6 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- ☆21Jul 27, 2017Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆47Apr 9, 2024Updated last year
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated last week
- ☆10Nov 14, 2022Updated 3 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41May 30, 2022Updated 3 years ago
- Neural network from scratch in Python using Numpy☆11May 28, 2017Updated 8 years ago
- Provides train map foresight by processing mission profile, map regions and coupled localization data.☆10Apr 17, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆10Sep 5, 2025Updated 5 months ago
- ☆15May 22, 2024Updated last year
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆31Updated this week
- ☆37Nov 11, 2018Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 6 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Theming and templating base for remarkjs.☆10Jul 12, 2018Updated 7 years ago
- MCUXpresso SDK examples sources and board specific examples enablement files.☆17Feb 23, 2026Updated last week