SpinalHDL/VexRiscvSocSoftware external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

SpinalHDL/VexRiscvSocSoftware

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/SpinalHDL/VexRiscvSocSoftware)

Close

SpinalHDL / VexRiscvSocSoftwareView on GitHubMore

• External links
• Readme badge

☆28Dec 15, 2021Updated 4 years ago

Alternatives and similar repositories for VexRiscvSocSoftware

Users that are interested in VexRiscvSocSoftware are comparing it to the libraries listed below

• SpinalHDL / openocd_riscv

  View on GitHub
  Spen's Official OpenOCD Mirror
  ☆51Mar 10, 2025Updated last year
• lawrie / MuraxArduino

  View on GitHub
  A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC
  ☆14May 23, 2019Updated 6 years ago
• SpinalHDL / SpinalTemplateSbt

  View on GitHub
  A basic SpinalHDL project
  ☆91Aug 15, 2025Updated 7 months ago
• mballance / fwrisc-s

  View on GitHub
  ☆10Nov 8, 2019Updated 6 years ago
• tinyfpga / yahdl

  View on GitHub
  A programming language for FPGAs.
  ☆20May 5, 2018Updated 7 years ago
• Dolu1990 / FreeRTOS-RISCV

  View on GitHub
  ☆21Jul 27, 2017Updated 8 years ago
• SpinalHDL / SaxonSoc

  View on GitHub
  SoC based on VexRiscv and ICE40 UP5K
  ☆161Mar 16, 2025Updated last year
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 6 years ago
• yayouz / CNN-accelerator

  View on GitHub
  DMA controller for CNN accelerator
  ☆14May 22, 2017Updated 8 years ago
• rohitk-singh / usb-device

  View on GitHub
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆13Oct 24, 2017Updated 8 years ago
• dai-pch / FSM

  View on GitHub
  A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.
  ☆13Oct 8, 2021Updated 4 years ago
• freecores / wb_dma

  View on GitHub
  WISHBONE DMA/Bridge IP Core
  ☆18Jul 17, 2014Updated 11 years ago
• m-labs / VexRiscv-verilog

  View on GitHub
  Using VexRiscv without installing Scala
  ☆39Nov 10, 2021Updated 4 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• SpinalHDL / VexRiscv

  View on GitHub
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,063Feb 11, 2026Updated last month
• RedBalloonShenanigans / bal-xilinx

  View on GitHub
  Abstraction layer for Xilinx FPGAs
  ☆15Aug 9, 2019Updated 6 years ago
• zhemao / riscv-dma3

  View on GitHub
  The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
  ☆28Nov 21, 2019Updated 6 years ago
• lupyuen / newlib

  View on GitHub
  Smaller standard C libraries for embedded platforms. Based on https://keithp.com/cgit/newlib.git
  ☆13Jan 4, 2019Updated 7 years ago
• SpinalHDL / SpinalWorkshop

  View on GitHub
  Labs to learn SpinalHDL
  ☆155Jul 4, 2024Updated last year
• fayalalebrun / awesome-spinalhdl

  View on GitHub
  List of SpinalHDL projects, libraries, and learning resources.
  ☆25Jan 6, 2026Updated 2 months ago
• ucphhpc / pygdb

  View on GitHub
  Python extension for the GNU project debugger (GDB)
  ☆13Mar 6, 2020Updated 6 years ago
• tinyfpga / TinyFPGA-A-Programmer

  View on GitHub
  Low-cost (or free) programmer for TinyFPGA A-Series boards
  ☆41May 30, 2022Updated 3 years ago
• litex-hub / linux-on-litex-vexriscv

  View on GitHub
  Linux on LiteX-VexRiscv
  ☆694Mar 6, 2026Updated 2 weeks ago
• SpinalHDL / Spinal-bootcamp

  View on GitHub
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆48Apr 9, 2024Updated last year
• lambdaconcept / lambdasoc

  View on GitHub
  ☆44Mar 12, 2025Updated last year
• rhit-neuro / deca

  View on GitHub
  ☆22Oct 24, 2020Updated 5 years ago
• amsheth / Image_to_COE

  View on GitHub
  Convert a Image to a COE file for Vivado
  ☆10Apr 14, 2025Updated 11 months ago
• DSDL-EE / PYNQ-ZU_Tutorial

  View on GitHub
  ☆13Aug 14, 2023Updated 2 years ago
• vipinkmenon / vga

  View on GitHub
  Tutorial
  ☆15Jun 13, 2020Updated 5 years ago
• usini / usini-cards

  View on GitHub
  A card game to learn how to wire electronics components.
  ☆12Jun 21, 2020Updated 5 years ago
• grebe / ofdm

  View on GitHub
  Chisel Things for OFDM
  ☆32Jul 1, 2020Updated 5 years ago
• dpretet / svlogger

  View on GitHub
  SystemVerilog Logger
  ☆19Sep 30, 2025Updated 5 months ago
• ncku-vlsilab / 2024-FPGA-System-Design

  View on GitHub
  ☆12May 27, 2024Updated last year
• im-tomu / fomu.im

  View on GitHub
  An FPGA in your USB Port
  ☆11Jul 1, 2021Updated 4 years ago
• im-tomu / qemu

  View on GitHub
  Qemu for the EFM32HG (for Tomu development)
  ☆13Jan 23, 2017Updated 9 years ago
• quarkslab / sstic-tame-the-qemu

  View on GitHub
  QEMU support for a custom board based on a Microchip ATSAMD21G18A microcontroller (MCU)
  ☆14Jun 10, 2024Updated last year
• masksign / raccoon

  View on GitHub
  Raccoon Signature Scheme -- Reference Code
  ☆13Jul 12, 2023Updated 2 years ago
• nxp-real-time-edge-sw / real-time-edge-linux

  View on GitHub
  PREEMPT_RT Linux for Real-time Edge Software
  ☆13Dec 18, 2025Updated 3 months ago
• lnls-dig / general-cores

  View on GitHub
  general-cores
  ☆21Jul 16, 2025Updated 8 months ago