☆29Dec 15, 2021Updated 4 years ago
Alternatives and similar repositories for VexRiscvSocSoftware
Users that are interested in VexRiscvSocSoftware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- ☆21Jul 27, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SoC based on VexRiscv and ICE40 UP5K☆163Mar 16, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Abstraction layer for Xilinx FPGAs☆15Aug 9, 2019Updated 6 years ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆29Jan 6, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python extension for the GNU project debugger (GDB)☆13Mar 6, 2020Updated 6 years ago
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41May 30, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 7 years ago
- Linux on LiteX-VexRiscv☆711Apr 29, 2026Updated 3 weeks ago
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated 2 years ago
- A framework for parsing binary data.☆18Aug 12, 2022Updated 3 years ago
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- ☆45Mar 12, 2025Updated last year
- ☆22Oct 24, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Created a server vulnerable to Buffer Overflow using Visual Studio and perform a Stack Based and SEH Based Buffer Overflow Attack.☆14Oct 11, 2021Updated 4 years ago
- PicoRV☆44Feb 19, 2020Updated 6 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- Tutorial☆15Jun 13, 2020Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- A card game to learn how to wire electronics components.☆12Jun 21, 2020Updated 5 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14May 27, 2024Updated last year
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Qemu for the EFM32HG (for Tomu development)☆13Jan 23, 2017Updated 9 years ago
- QEMU support for a custom board based on a Microchip ATSAMD21G18A microcontroller (MCU)☆14Jun 10, 2024Updated last year
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago