SpinalHDL / VexRiscvSocSoftware
☆27Updated 3 years ago
Alternatives and similar repositories for VexRiscvSocSoftware:
Users that are interested in VexRiscvSocSoftware are comparing it to the libraries listed below
- Spen's Official OpenOCD Mirror☆49Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆25Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆63Updated 2 weeks ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 6 months ago
- RISC-V RV32IMAFC Core for MCU☆36Updated 2 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 4 months ago
- ☆21Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 2 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- PCI Express controller model☆55Updated 2 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆26Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- RISC-V Nox core☆62Updated last month
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆54Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 9 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago