proteus-core / proteusLinks
The SpinalHDL design of the Proteus core, an extensible RISC-V core.
☆53Updated last month
Alternatives and similar repositories for proteus
Users that are interested in proteus are comparing it to the libraries listed below
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- IOPMP IP☆18Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- ☆81Updated last year
- ☆30Updated 5 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆41Updated 4 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- ☆42Updated 3 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- ☆62Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- A libgloss replacement for RISC-V that supports HTIF☆37Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆86Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- ☆95Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated last month
- Simple UVM environment for experimenting with Verilator.☆21Updated last month