proteus-core / proteusLinks
The SpinalHDL design of the Proteus core, an extensible RISC-V core.
☆58Updated last week
Alternatives and similar repositories for proteus
Users that are interested in proteus are comparing it to the libraries listed below
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ☆35Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- AIA IP compliant with the RISC-V AIA spec☆45Updated 8 months ago
- ☆190Updated last year
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆80Updated last year
- Chisel Learning Journey☆110Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- IOPMP IP☆20Updated 3 months ago
- ☆89Updated 2 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- Platform Level Interrupt Controller☆43Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago