proteus-core / proteusLinks
The SpinalHDL design of the Proteus core, an extensible RISC-V core.
☆54Updated last month
Alternatives and similar repositories for proteus
Users that are interested in proteus are comparing it to the libraries listed below
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- IOPMP IP☆18Updated last week
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Platform Level Interrupt Controller☆41Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- ☆81Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆42Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆95Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- RISC-V IOMMU in verilog☆17Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆13Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year