The SpinalHDL design of the Proteus core, an extensible RISC-V core.
☆61Apr 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for proteus
Users that are interested in proteus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆69Jan 8, 2024Updated 2 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆19Mar 11, 2026Updated last month
- ☆15Mar 27, 2026Updated last month
- ☆19Aug 27, 2022Updated 3 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated last month
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆14Jul 21, 2023Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- ☆29Mar 31, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆219Apr 24, 2026Updated last week
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆29Jan 6, 2026Updated 3 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last week
- ☆24May 6, 2023Updated 2 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆129Apr 16, 2026Updated 2 weeks ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆85Aug 29, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- ☆313Jan 23, 2026Updated 3 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- ☆20Mar 10, 2022Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆113Oct 31, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 2 years ago
- ☆10Apr 4, 2025Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆64Aug 7, 2022Updated 3 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Apr 3, 2026Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago