☆23Feb 15, 2023Updated 3 years ago
Alternatives and similar repositories for SpinalHDL-ethernet
Users that are interested in SpinalHDL-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- SpinalHDL Hardware Math Library☆103Jul 12, 2024Updated 2 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- 10G Low Latency Ethernet☆109Jul 15, 2023Updated 3 years ago
- ☆14Mar 27, 2026Updated 5 months ago
- RISCV lock-step checker based on Spike☆16Aug 26, 2026Updated last week
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- ☆18Jul 9, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago
- A Key–Value Database☆12Oct 1, 2023Updated 2 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- ☆15Dec 6, 2023Updated 2 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆65Mar 6, 2026Updated 6 months ago
- ☆11Apr 29, 2024Updated 2 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 9 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 3 weeks ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- ☆12Jan 27, 2016Updated 10 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated last year
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆99Aug 29, 2023Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago