☆23Feb 15, 2023Updated 3 years ago
Alternatives and similar repositories for SpinalHDL-ethernet
Users that are interested in SpinalHDL-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆37Jan 2, 2024Updated 2 years ago
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- SpinalHDL Hardware Math Library☆102Jul 12, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The sources of the online SpinalHDL doc☆31Jun 26, 2026Updated last week
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- Labs to learn SpinalHDL☆158Jul 4, 2024Updated 2 years ago
- 10G Low Latency Ethernet☆109Jul 15, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- RISCV lock-step checker based on Spike☆15Mar 6, 2026Updated 4 months ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 9 months ago
- ☆18Jul 9, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- ☆11Apr 29, 2024Updated 2 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 9 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- A patched version of Streampunk/sdpoker with additional source-filter testing and bug fixes, used by AMWA-TV/nmos-testing☆21Apr 9, 2026Updated 3 months ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 6 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆92Aug 29, 2023Updated 2 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆38Jun 18, 2025Updated last year
- ☆14Dec 15, 2022Updated 3 years ago
- Text editor that mimicks the famous nano, written in go.☆17Dec 11, 2020Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago