jjyy-Huang/SpinalHDL-ethernet external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

jjyy-Huang/SpinalHDL-ethernet

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/jjyy-Huang/SpinalHDL-ethernet)

Close

jjyy-Huang / SpinalHDL-ethernetView on GitHubMore

• External links
• Readme badge

☆21Feb 15, 2023Updated 3 years ago

Alternatives and similar repositories for SpinalHDL-ethernet

Users that are interested in SpinalHDL-ethernet are comparing it to the libraries listed below

• FPGA-House-AG / SpinalCorundum

  View on GitHub
  SpinalHDL components for Corundum Ethernet
  ☆15Aug 16, 2023Updated 2 years ago
• Essenceia / ethernet-physical-layer

  View on GitHub
  RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
  ☆34Jan 2, 2024Updated 2 years ago
• Chainsaw-Team / Chainsaw

  View on GitHub
  a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…
  ☆68Jan 8, 2024Updated 2 years ago
• SpinalHDL / SpinalDoc-RTD

  View on GitHub
  The sources of the online SpinalHDL doc
  ☆30Feb 28, 2026Updated last week
• SpinalHDL / SpinalCrypto

  View on GitHub
  SpinalHDL - Cryptography libraries
  ☆59Jul 19, 2024Updated last year
• icsnju / VeriXmith

  View on GitHub
  A tool for cross-checking Verilog compilers
  ☆14Apr 16, 2025Updated 10 months ago
• Angelic47 / GowinDDR3_AXI4_SpinalHDL

  View on GitHub
  Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现
  ☆28Mar 3, 2024Updated 2 years ago
• HamoElder / MAGI_PROJECT

  View on GitHub
  ☆10Jan 25, 2023Updated 3 years ago
• tongzhou80 / Intel-TSX-test-suite

  View on GitHub
  A suite of simple programs to test Intels' TSX extension
  ☆14May 13, 2017Updated 8 years ago
• jalalmostafa / afxdp_perfeval

  View on GitHub
  Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …
  ☆11Jun 11, 2024Updated last year
• CTSRD-CHERI / garnet

  View on GitHub
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆13Jan 4, 2021Updated 5 years ago
• andreasWallner / spinalStuff

  View on GitHub
  ☆15Dec 6, 2024Updated last year
• jiegec / naiverouter

  View on GitHub
  A router IP written in Verilog.
  ☆12Dec 20, 2019Updated 6 years ago
• SpinalHDL / SpinalWorkshop

  View on GitHub
  Labs to learn SpinalHDL
  ☆154Jul 4, 2024Updated last year
• tomverbeure / math

  View on GitHub
  SpinalHDL Hardware Math Library
  ☆96Jul 12, 2024Updated last year
• oscomp / proj6-user-level-interrupt

  View on GitHub
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆10Apr 1, 2025Updated 11 months ago
• 824728350 / Clara

  View on GitHub
  ☆18Nov 1, 2021Updated 4 years ago
• oscomp / proj275-eBPF-for-AI-ML-tracking-and-performance-analysis

  View on GitHub
  ☆12May 13, 2025Updated 9 months ago
• efeslab / moesi-prime

  View on GitHub
  ☆15Dec 15, 2022Updated 3 years ago
• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• wangrunji0408 / rjrouter

  View on GitHub
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Oct 8, 2020Updated 5 years ago
• ZenithalHourlyRate / naming

  View on GitHub
  ☆11Apr 29, 2024Updated last year
• balanx / SpinalHDLDemo

  View on GitHub
  Demo Sources for Learning Spinal HDL
  ☆16Dec 5, 2022Updated 3 years ago
• ttchisholm / 10g-low-latency-ethernet

  View on GitHub
  10G Low Latency Ethernet
  ☆100Jul 15, 2023Updated 2 years ago
• plctlab / riscv-cluster

  View on GitHub
  Towards a million-node RISC-V cluster.
  ☆14Mar 6, 2025Updated last year
• jiegec / SPECCPU2017Harmony

  View on GitHub
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆35Jun 18, 2025Updated 8 months ago
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆17Nov 10, 2022Updated 3 years ago
• chipsalliance / rocket-chip-fpga-shells

  View on GitHub
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆20Nov 27, 2024Updated last year
• datenlord / poseidon-spinal

  View on GitHub
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆21Jun 5, 2022Updated 3 years ago
• MashPlant / decaf-rs

  View on GitHub
  Framework of pa code for THU compiler principle course.
  ☆13Dec 18, 2019Updated 6 years ago
• jiegec / apple-pmu

  View on GitHub
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆16Updated this week
• SpinalHDL / CocotbLib

  View on GitHub
  ☆18Jul 9, 2025Updated 7 months ago
• lshpku / gem5-runahead

  View on GitHub
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆14Oct 5, 2023Updated 2 years ago
• CircuitCoder / MeowThink

  View on GitHub
  A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat
  ☆16Mar 12, 2022Updated 3 years ago
• oscomp / proj47-tee-os

  View on GitHub
  面向可信执行环境的OS。
  ☆12May 9, 2025Updated 10 months ago
• efeslab / eecs582

  View on GitHub
  Course website for Advanced Operating Systems
  ☆13Apr 8, 2022Updated 3 years ago
• yukiiiteru / DailySchedule_2020

  View on GitHub
  OS Tutorial Summer of Code 2020
  ☆19Jun 7, 2022Updated 3 years ago
• adamgallas / SpinalDLA

  View on GitHub
  [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…
  ☆21May 6, 2024Updated last year
• cslab-ntua / contiguity-isca2020

  View on GitHub
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆20Oct 31, 2020Updated 5 years ago