☆23Feb 15, 2023Updated 3 years ago
Alternatives and similar repositories for SpinalHDL-ethernet
Users that are interested in SpinalHDL-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆69Jan 8, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆37Jan 2, 2024Updated 2 years ago
- SpinalHDL Hardware Math Library☆101Jul 12, 2024Updated last year
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- The sources of the online SpinalHDL doc☆31Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- 10G Low Latency Ethernet☆108Jul 15, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆15Mar 27, 2026Updated 2 months ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 2 months ago
- ☆18Jul 9, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- ☆11Apr 29, 2024Updated 2 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 9 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- ☆12Jan 27, 2016Updated 10 years ago
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆90Aug 29, 2023Updated 2 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆37Jun 18, 2025Updated 11 months ago
- ☆14Dec 15, 2022Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆159Jan 29, 2024Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago