lawrie / MuraxArduino
A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC
☆14Updated 5 years ago
Alternatives and similar repositories for MuraxArduino:
Users that are interested in MuraxArduino are comparing it to the libraries listed below
- mystorm sram test☆27Updated 7 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- UPduino☆26Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 10 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last week
- Tools for FPGA development.☆44Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆20Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated 2 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- ice40 UltraPlus demos☆24Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- ☆44Updated 2 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago