lawrie / MuraxArduino
A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC
☆14Updated 5 years ago
Alternatives and similar repositories for MuraxArduino:
Users that are interested in MuraxArduino are comparing it to the libraries listed below
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Wishbone interconnect utilities☆39Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- ☆20Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- ☆45Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- mystorm sram test☆27Updated 7 years ago
- Tools for FPGA development.☆44Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Updated 7 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆57Updated 2 years ago
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- CRUVI Standard Specifications☆18Updated 10 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- simple hyperram controller☆11Updated 6 years ago
- Portable HyperRAM controller☆54Updated 3 months ago
- Simplified environment for litex☆14Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago