SpinalHDL / NaxRiscvLinks
☆288Updated 2 months ago
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- VeeR EL2 Core☆278Updated last week
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- RISC-V Torture Test☆195Updated 10 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- ☆175Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- ☆238Updated 2 years ago
- RISC-V CPU Core☆327Updated 11 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ☆326Updated 8 months ago
- ☆135Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated 2 weeks ago
- Common SystemVerilog components☆623Updated this week
- Opensource DDR3 Controller☆333Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Small footprint and configurable DRAM core☆414Updated last week
- OpenXuantie - OpenC906 Core☆355Updated 11 months ago