☆325Jan 23, 2026Updated 7 months ago
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆247Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- RISCV lock-step checker based on Spike☆16Aug 26, 2026Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆165Mar 16, 2025Updated last year
- Scala based HDL☆2,031Aug 12, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 7 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- SpinalHDL Hardware Math Library☆103Jul 12, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,297Sep 18, 2021Updated 4 years ago
- VeeR EL2 Core☆345Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆735Updated this week
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Updated this week
- VeeR EH2 core☆276Jul 20, 2026Updated last month
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆566Updated this week
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 10 months ago
- Build your hardware, easily!☆4,064Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆610Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 6 years ago
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆112Sep 18, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,089Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,247Updated this week
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago