SpinalHDL / NaxRiscvLinks
☆298Updated last month
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- RISC-V Torture Test☆200Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- ☆245Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- ☆190Updated last year
- RISC-V CPU Core☆389Updated 4 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- ☆148Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Verilog Configurable Cache☆184Updated 2 weeks ago
- ☆349Updated last month
- SystemVerilog synthesis tool☆215Updated 7 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Labs to learn SpinalHDL☆149Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- RISC-V Formal Verification Framework☆156Updated last week
- Code used in☆197Updated 8 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago