SpinalHDL / NaxRiscvLinks
☆289Updated 3 months ago
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆163Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- VeeR EL2 Core☆286Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- RISC-V Torture Test☆196Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Common SystemVerilog components☆627Updated last week
- ☆138Updated last year
- SystemVerilog synthesis tool☆196Updated 3 months ago
- ☆238Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- RISC-V CPU Core☆337Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- ☆179Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last week
- ☆331Updated 9 months ago
- Opensource DDR3 Controller☆347Updated last week
- Verilog Configurable Cache☆178Updated 6 months ago
- Labs to learn SpinalHDL☆148Updated 11 months ago
- SystemVerilog to Verilog conversion☆639Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 3 weeks ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month