☆328Jan 23, 2026Updated 9 months ago
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆267Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Scala based HDL☆2,054Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- Labs to learn SpinalHDL☆159Jul 4, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Oct 16, 2026Updated 2 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MR1 formally verified RISC-V CPU☆60Dec 16, 2018Updated 7 years ago
- 32-bit Superscalar RISC-V CPU☆1,327Sep 18, 2021Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Linux on LiteX-VexRiscv☆748Oct 8, 2026Updated 3 weeks ago
- VRoom! RISC-V CPU☆523Sep 2, 2024Updated 2 years ago
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆585Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Sep 28, 2026Updated last month
- VeeR EL2 Core☆349Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build your hardware, easily!☆4,186Updated this week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- VeeR EH2 core☆282Oct 6, 2026Updated 3 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆159Oct 25, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆257Feb 24, 2025Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,301Updated this week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago