SpinalHDL / NaxRiscvLinks
☆297Updated last week
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆181Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- RISC-V Torture Test☆197Updated last year
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- VeeR EL2 Core☆297Updated this week
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- ☆189Updated last year
- ☆347Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- ☆244Updated 2 years ago
- RISC-V CPU Core☆387Updated 3 months ago
- Verilog Configurable Cache☆183Updated 10 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- SystemVerilog synthesis tool☆211Updated 6 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- ☆145Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- A simple RISC V core for teaching☆196Updated 3 years ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- RISC-V System on Chip Template☆159Updated last month