☆322Jan 23, 2026Updated 5 months ago
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆233Jun 20, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 3 months ago
- SoC based on VexRiscv and ICE40 UP5K☆163Mar 16, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- SpinalHDL Hardware Math Library☆101Jul 12, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆187Apr 4, 2026Updated 3 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- VeeR EL2 Core☆339Jun 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 2 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆723Jun 22, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Jun 26, 2026Updated last week
- ☆270Dec 22, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Jun 26, 2026Updated last week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆542Apr 8, 2024Updated 2 years ago
- Build your hardware, easily!☆3,969Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Jun 25, 2026Updated last week
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆249Feb 24, 2025Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆112Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,154Jun 16, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆737Updated this week
- VRoom! RISC-V CPU☆521Sep 2, 2024Updated last year