☆309Jan 23, 2026Updated last month
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated 11 months ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- ☆258Dec 22, 2022Updated 3 years ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Feb 24, 2026Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Feb 25, 2026Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated 2 weeks ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- Build your hardware, easily!☆3,739Feb 25, 2026Updated last week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆521Apr 8, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- MR1 formally verified RISC-V CPU☆57Dec 16, 2018Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated last week
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- The OpenPiton Platform☆772Feb 25, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year