☆324Jan 23, 2026Updated 6 months ago
Alternatives and similar repositories for NaxRiscv
Users that are interested in NaxRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆242Aug 6, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- RISCV lock-step checker based on Spike☆15Jul 20, 2026Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆164Mar 16, 2025Updated last year
- Scala based HDL☆2,026Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 6 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- SpinalHDL Hardware Math Library☆102Jul 12, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,288Sep 18, 2021Updated 4 years ago
- VeeR EL2 Core☆343Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,857Jul 10, 2026Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆732Jun 22, 2026Updated last month
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month
- VeeR EH2 core☆274Jul 20, 2026Updated 3 weeks ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆553Updated this week
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- Build your hardware, easily!☆4,041Aug 6, 2026Updated last week
- A simple superscalar out-of-order RISC-V microprocessor☆253Feb 24, 2025Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆597Jul 19, 2026Updated 3 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 2 weeks ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆112Sep 18, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,063Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,232Updated this week
- Random instruction generator for RISC-V processor verification☆1,341Apr 3, 2026Updated 4 months ago