SpinalHDL / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆45Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆86Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Labs to learn SpinalHDL☆148Updated 11 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- round robin arbiter☆74Updated 10 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- ☆25Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆58Updated 4 years ago
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- The sources of the online SpinalHDL doc☆28Updated last week
- RISC-V Verification Interface☆92Updated this week
- ☆64Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- understanding of cocotb (In Chinese Only)☆17Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago