SpinalHDL-tutorial based on Jupyter Notebook
☆48Apr 9, 2024Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆91Aug 15, 2025Updated 7 months ago
- Labs to learn SpinalHDL☆155Jul 4, 2024Updated last year
- Scala based HDL☆1,935Updated this week
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆28Dec 15, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- ☆18Jul 9, 2025Updated 8 months ago
- ☆24May 6, 2023Updated 2 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Jul 10, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- ☆10Jan 3, 2022Updated 4 years ago
- ☆309Jan 23, 2026Updated last month
- An open hardware/free software low tech flying-probe tester based on available technology (3D printer mechanics/controller, raspberry pi,…☆15Oct 16, 2020Updated 5 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Nov 9, 2022Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- understanding of cocotb （In Chinese Only）☆21Jun 10, 2025Updated 9 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆17Nov 15, 2021Updated 4 years ago
- ☆13Mar 11, 2026Updated last week
- Wrapper for Rocket-Chip on FPGAs☆136Oct 5, 2022Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago