SpinalHDL / Spinal-bootcamp
SpinalHDL-tutorial based on Jupyter Notebook
☆44Updated 11 months ago
Alternatives and similar repositories for Spinal-bootcamp:
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
- A basic SpinalHDL project☆83Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆53Updated 4 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated 2 weeks ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- Labs to learn SpinalHDL☆148Updated 8 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- Mathematical Functions in Verilog☆91Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- Pure digital components of a UCIe controller☆58Updated last week
- Network on Chip Implementation written in SytemVerilog☆171Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Verilog Ethernet Switch (layer 2)☆42Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- Re-coded Xilinx primitives for Verilator use☆43Updated last year
- RISCV model for Verilator/FPGA targets☆50Updated 5 years ago
- round robin arbiter☆71Updated 10 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆114Updated 4 months ago
- ☆56Updated 2 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago