SpinalHDL / Spinal-bootcampLinks
SpinalHDL-tutorial based on Jupyter Notebook
☆45Updated last year
Alternatives and similar repositories for Spinal-bootcamp
Users that are interested in Spinal-bootcamp are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆87Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Labs to learn SpinalHDL☆150Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 3 weeks ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- SpinalHDL Hardware Math Library☆89Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- Verilog digital signal processing components☆148Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- RISC-V Verification Interface☆100Updated 2 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated last month
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated last month