SpinalHDL - Cryptography libraries
☆59Jul 19, 2024Updated last year
Alternatives and similar repositories for SpinalCrypto
Users that are interested in SpinalCrypto are comparing it to the libraries listed below
Sorting:
- ☆21Feb 15, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- The sources of the online SpinalHDL doc☆30Updated this week
- ☆23Oct 1, 2022Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- Scala based HDL☆1,924Feb 18, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- https://rs3lab.github.io/SynCord/☆26Nov 23, 2022Updated 3 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- A tool for cross-checking Verilog compilers☆14Apr 16, 2025Updated 10 months ago
- ☆24May 6, 2023Updated 2 years ago
- ☆308Jan 23, 2026Updated last month
- ☆10Jan 25, 2023Updated 3 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 9 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated 3 weeks ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago