SpinalHDL / SpinalCryptoLinks
SpinalHDL - Cryptography libraries
☆57Updated last year
Alternatives and similar repositories for SpinalCrypto
Users that are interested in SpinalCrypto are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- chipyard in mill :P☆78Updated last year
- Useful utilities for BAR projects☆32Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆45Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 3 months ago
- Naive Educational RISC V processor☆88Updated last month
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- A basic SpinalHDL project☆88Updated 2 weeks ago
- ☆86Updated 2 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- ☆109Updated 6 years ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Chisel Cheatsheet☆33Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Mathematical Functions in Verilog☆94Updated 4 years ago