SpinalHDL / SpinalCrypto
SpinalHDL - Cryptography libraries
☆52Updated 8 months ago
Alternatives and similar repositories for SpinalCrypto:
Users that are interested in SpinalCrypto are comparing it to the libraries listed below
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- A basic SpinalHDL project☆83Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Generic Register Interface (contains various adapters)☆111Updated 6 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆84Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 10 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆44Updated 11 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆114Updated 4 months ago
- Open source high performance IEEE-754 floating unit☆67Updated last year
- ☆78Updated last year
- Useful utilities for BAR projects☆31Updated last year
- Chisel Cheatsheet☆33Updated last year
- Platform Level Interrupt Controller☆37Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆83Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- The multi-core cluster of a PULP system.☆89Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- ☆32Updated last week
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago