SpinalHDL - Cryptography libraries
☆62Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for SpinalCrypto
Users that are interested in SpinalCrypto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- The sources of the online SpinalHDL doc☆32Oct 20, 2026Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆153Jun 14, 2024Updated 2 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- Labs to learn SpinalHDL☆159Jul 4, 2024Updated 2 years ago
- Scala based HDL☆2,053Oct 22, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- A basic SpinalHDL project☆101Aug 15, 2025Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A reimplementation of a tiny stack CPU☆90Dec 8, 2023Updated 2 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆38Mar 14, 2021Updated 5 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- ☆13Oct 16, 2026Updated last week
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆49Apr 9, 2024Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 5 years ago
- ☆35Jan 21, 2021Updated 5 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 6 years ago
- MR1 formally verified RISC-V CPU☆60Dec 16, 2018Updated 7 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- ☆328Jan 23, 2026Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 7 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated last year
- ☆19Jul 9, 2025Updated last year