SpinalHDL / SpinalCryptoLinks
SpinalHDL - Cryptography libraries
☆55Updated 11 months ago
Alternatives and similar repositories for SpinalCrypto
Users that are interested in SpinalCrypto are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- Generic Register Interface (contains various adapters)☆121Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆45Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆166Updated last week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated last week
- Open source high performance IEEE-754 floating unit☆75Updated last year
- ☆59Updated 4 years ago
- ☆67Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- chipyard in mill :P☆78Updated last year