SpinalHDL / SpinalCryptoLinks
SpinalHDL - Cryptography libraries
☆57Updated last year
Alternatives and similar repositories for SpinalCrypto
Users that are interested in SpinalCrypto are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 3 weeks ago
- Useful utilities for BAR projects☆32Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- chipyard in mill :P☆77Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Naive Educational RISC V processor☆92Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆47Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- The multi-core cluster of a PULP system.☆109Updated last month
- Provides various testers for chisel users☆100Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆118Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- A basic SpinalHDL project☆86Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Chisel components for FPGA projects☆127Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- ☆20Updated 2 years ago
- Generic Register Interface (contains various adapters)☆133Updated 3 weeks ago
- Chisel/Firrtl execution engine☆153Updated last year