A template project for beginning new Chisel work
☆707Feb 24, 2026Updated 5 months ago
Alternatives and similar repositories for chisel-template
Users that are interested in chisel-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,147Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- ☆71Jul 30, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,542Jun 5, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- ☆389Jun 14, 2026Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆236Jul 3, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆238Mar 20, 2023Updated 3 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Berkeley's Spatial Array Generator☆1,418Jun 30, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,182Updated this week
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆935Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆1,229Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- Circuit IR Compilers and Tools☆2,213Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 2 years ago
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆182Updated this week