chipsalliance / chisel-templateLinks
A template project for beginning new Chisel work
☆646Updated last month
Alternatives and similar repositories for chisel-template
Users that are interested in chisel-template are comparing it to the libraries listed below
Sorting:
- Digital Design with Chisel☆842Updated last month
- chisel tutorial exercises and answers☆730Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,045Updated 9 months ago
- Chisel examples and code snippets☆255Updated 2 years ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 10 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 7 years ago
- VeeR EH1 core☆884Updated 2 years ago
- ☆331Updated 9 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,877Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- Common SystemVerilog components☆629Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆203Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆436Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,082Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,310Updated this week
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆427Updated last month
- The OpenPiton Platform☆711Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 7 months ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆582Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆920Updated 7 months ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆645Updated 2 years ago