A template project for beginning new Chisel work
☆691Jan 29, 2026Updated last month
Alternatives and similar repositories for chisel-template
Users that are interested in chisel-template are comparing it to the libraries listed below
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- Digital Design with Chisel☆898Updated this week
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Rocket Chip Generator☆3,696Updated this week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆71Feb 2, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 20, 2026Updated last week
- ☆367Sep 12, 2025Updated 5 months ago
- RISC-V SoC designed by students in UCAS☆1,508Jan 14, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,225Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- ☆236Mar 20, 2023Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- ☆1,128Jan 22, 2026Updated last month
- Open-source high-performance RISC-V processor☆6,875Updated this week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Spike, a RISC-V ISA Simulator☆3,023Feb 13, 2026Updated 2 weeks ago