chipsalliance / chisel-templateLinks
A template project for beginning new Chisel work
☆641Updated 2 weeks ago
Alternatives and similar repositories for chisel-template
Users that are interested in chisel-template are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆728Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,037Updated 8 months ago
- Digital Design with Chisel☆838Updated 3 weeks ago
- Chisel examples and code snippets☆251Updated 2 years ago
- educational microarchitectures for risc-v isa☆715Updated 2 months ago
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- Common SystemVerilog components☆623Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- VeeR EH1 core☆879Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- ☆326Updated 8 months ago
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,128Updated 3 months ago
- ☆1,014Updated last month
- Bus bridges and other odds and ends☆563Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,860Updated this week
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- The OpenPiton Platform☆707Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆551Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week