A template project for beginning new Chisel work
☆694Feb 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for chisel-template
Users that are interested in chisel-template are comparing it to the libraries listed below
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆71Feb 2, 2026Updated last month
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- ☆368Sep 12, 2025Updated 6 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,001Mar 9, 2026Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆229Feb 19, 2026Updated last month
- ☆236Mar 20, 2023Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Open-source high-performance RISC-V processor☆6,904Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- ☆1,145Jan 22, 2026Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Circuit IR Compilers and Tools☆2,065Updated this week
- Scala based HDL☆1,935Updated this week