chipsalliance / chisel-template
A template project for beginning new Chisel work
☆589Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for chisel-template
- chisel tutorial exercises and answers☆696Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆981Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆544Updated 3 months ago
- Digital Design with Chisel☆771Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆688Updated 3 months ago
- Chisel examples and code snippets☆232Updated 2 years ago
- Flexible Intermediate Representation for RTL☆731Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆966Updated 4 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆327Updated 7 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆379Updated this week
- VeeR EH1 core☆822Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆223Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,113Updated this week
- ☆291Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆865Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,654Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,026Updated 2 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago
- Common SystemVerilog components☆518Updated this week
- RISC-V Formal Verification Framework☆585Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆448Updated this week
- ☆898Updated this week
- Support for Rocket Chip on Zynq FPGAs☆396Updated 5 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆452Updated 7 months ago
- synthesiseable ieee 754 floating point library in verilog☆531Updated last year
- ☆516Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆390Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆841Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,167Updated 4 months ago