chipsalliance / chisel-templateLinks
A template project for beginning new Chisel work
☆662Updated this week
Alternatives and similar repositories for chisel-template
Users that are interested in chisel-template are comparing it to the libraries listed below
Sorting:
- Digital Design with Chisel☆861Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆590Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- chisel tutorial exercises and answers☆735Updated 3 years ago
- educational microarchitectures for risc-v isa☆718Updated 3 weeks ago
- Chisel examples and code snippets☆259Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆208Updated 3 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- Flexible Intermediate Representation for RTL☆747Updated last year
- ☆344Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆531Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,121Updated 4 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Common SystemVerilog components☆658Updated this week
- The OpenPiton Platform☆730Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated this week
- synthesiseable ieee 754 floating point library in verilog☆671Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,171Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,098Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,973Updated last week
- VeeR EH1 core☆898Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆991Updated last month
- ☆1,057Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,320Updated last year
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated this week
- Documentation for XiangShan☆425Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆596Updated 3 weeks ago