Network components (NIC, Switch) for FireBox
☆19Oct 27, 2024Updated last year
Alternatives and similar repositories for icenet
Users that are interested in icenet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Streaming PDF processor for Scala☆13Apr 2, 2025Updated last year
- ☆13Jun 21, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- A Scala SDK for interfacing with HashiCorp's Nomad☆18Nov 30, 2022Updated 3 years ago
- lanmt ebm☆12Jun 19, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Jul 28, 2026Updated 2 weeks ago
- DCPU-16 emulator written in Squeak/Smalltalk.☆10Jul 16, 2015Updated 11 years ago
- This repo contains code for the paper "Psychologically-informed chain-of-thought prompts for metaphor understanding in large language mod…☆14Apr 28, 2023Updated 3 years ago
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Replacement SSD for Benq S6☆13Dec 24, 2021Updated 4 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆48Dec 4, 2024Updated last year
- Minimal HTTP cache management library in Scala☆16Updated this week
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆52Aug 24, 2024Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- ☆12May 20, 2021Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- LuxCoreRender Windows Compilation Environment☆13Jun 3, 2024Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 3 months ago