SoC based on VexRiscv and ICE40 UP5K
☆164Mar 16, 2025Updated last year
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on LiteX-VexRiscv☆735Updated this week
- ☆325Jan 23, 2026Updated 7 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,237Updated this week
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- ☆45Mar 12, 2025Updated last year
- ☆31Dec 15, 2021Updated 4 years ago
- SpinalHDL Hardware Math Library☆103Jul 12, 2024Updated 2 years ago
- Scala based HDL☆2,031Aug 12, 2026Updated 2 weeks ago
- ☆10Apr 8, 2021Updated 5 years ago
- A basic SpinalHDL project☆99Aug 15, 2025Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 3 months ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆247Updated this week
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 7 months ago
- The sources of the online SpinalHDL doc☆31Aug 20, 2026Updated last week
- Build your hardware, easily!☆4,064Updated this week
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 6 months ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- ECP5 breakout board in a feather physical format☆541Nov 6, 2024Updated last year
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FPGA 101 lessons/labs☆430May 27, 2026Updated 3 months ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,875Aug 25, 2026Updated last week
- PCB for ULX3S FPGA R&D board☆459Apr 27, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆78Jun 2, 2019Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 3 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- An open source USB bootloader for FPGAs☆402Sep 15, 2023Updated 2 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆223May 21, 2022Updated 4 years ago
- FPGA USB stack written in LiteX☆136Jun 5, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago