SoC based on VexRiscv and ICE40 UP5K
☆163Mar 16, 2025Updated last year
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on LiteX-VexRiscv☆727Jun 22, 2026Updated last month
- ☆323Jan 23, 2026Updated 5 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,197Feb 11, 2026Updated 5 months ago
- Labs to learn SpinalHDL☆158Jul 4, 2024Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- ☆45Mar 12, 2025Updated last year
- ☆31Dec 15, 2021Updated 4 years ago
- SpinalHDL Hardware Math Library☆102Jul 12, 2024Updated 2 years ago
- Scala based HDL☆2,020Updated this week
- ☆10Apr 8, 2021Updated 5 years ago
- A basic SpinalHDL project☆98Aug 15, 2025Updated 11 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated last month
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 5 months ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 6 months ago
- The sources of the online SpinalHDL doc☆31Jul 13, 2026Updated last week
- Build your hardware, easily!☆3,999Updated this week
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 5 months ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated 10 months ago
- ECP5 breakout board in a feather physical format☆534Nov 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- FPGA 101 lessons/labs☆424May 27, 2026Updated last month
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,832Jul 10, 2026Updated last week
- PCB for ULX3S FPGA R&D board☆447Apr 27, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆317May 25, 2023Updated 3 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆76Jun 2, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- An open source USB bootloader for FPGAs☆402Sep 15, 2023Updated 2 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- FPGA USB stack written in LiteX☆135Jun 5, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago