SpinalHDL / SaxonSocLinks
SoC based on VexRiscv and ICE40 UP5K
☆158Updated 7 months ago
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆147Updated 4 months ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- A simple, basic, formally verified UART controller☆311Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- CoreScore☆164Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Naive Educational RISC V processor☆89Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Yet Another RISC-V Implementation☆98Updated last year
- A 32-bit RISC-V soft processor☆315Updated 3 months ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Arduino compatible Risc-V Based SOC☆157Updated last year
- VeeR EL2 Core☆299Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- A Video display simulator☆173Updated 5 months ago
- An Open Source configuration of the Arty platform☆133Updated last year
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- ☆137Updated 10 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago