SpinalHDL / SaxonSocLinks
SoC based on VexRiscv and ICE40 UP5K
☆159Updated 5 months ago
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆146Updated 2 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- CoreScore☆162Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- Example LED blinking project for your FPGA dev board of choice☆179Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- A 32-bit RISC-V soft processor☆313Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- Naive Educational RISC V processor☆87Updated last month
- VeeR EL2 Core☆294Updated last week
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated this week
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- An Open Source configuration of the Arty platform☆131Updated last year
- A Video display simulator☆171Updated 3 months ago
- A simple, basic, formally verified UART controller☆309Updated last year
- ☆293Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- RISC-V System on Chip Template☆159Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago