SpinalHDL / SaxonSocLinks
SoC based on VexRiscv and ICE40 UP5K
☆160Updated 6 months ago
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆147Updated 4 months ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 3 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- A simple, basic, formally verified UART controller☆311Updated last year
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆181Updated last week
- VHDL library 4 FPGAs☆181Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- An Open Source configuration of the Arty platform☆132Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- CoreScore☆163Updated last month
- Yet Another RISC-V Implementation☆97Updated last year
- A 32-bit RISC-V soft processor☆316Updated 2 months ago
- Arduino compatible Risc-V Based SOC☆156Updated last year
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- A Video display simulator☆173Updated 4 months ago