SoC based on VexRiscv and ICE40 UP5K
☆166Mar 16, 2025Updated last year
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on LiteX-VexRiscv☆743Updated this week
- ☆327Jan 23, 2026Updated 8 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Sep 27, 2026Updated 2 weeks ago
- Labs to learn SpinalHDL☆158Jul 4, 2024Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- ☆45Mar 12, 2025Updated last year
- ☆31Dec 15, 2021Updated 4 years ago
- SpinalHDL Hardware Math Library☆104Jul 12, 2024Updated 2 years ago
- Scala based HDL☆2,051Updated this week
- ☆10Apr 8, 2021Updated 5 years ago
- A basic SpinalHDL project☆101Aug 15, 2025Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 4 months ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆15May 23, 2019Updated 7 years ago
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 8 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆259Updated this week
- The sources of the online SpinalHDL doc☆32Sep 24, 2026Updated 2 weeks ago
- Build your hardware, easily!☆4,151Updated this week
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- ECP5 breakout board in a feather physical format☆545Nov 6, 2024Updated last year
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆261Aug 21, 2023Updated 3 years ago
- FPGA 101 lessons/labs☆433Sep 26, 2026Updated 2 weeks ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- PCB for ULX3S FPGA R&D board☆465Apr 27, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆78Jun 2, 2019Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- An open source USB bootloader for FPGAs☆404Sep 15, 2023Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- FPGA USB stack written in LiteX☆138Jun 5, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆64Jul 21, 2020Updated 6 years ago