SpinalHDL / SaxonSocLinks
SoC based on VexRiscv and ICE40 UP5K
☆159Updated 4 months ago
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆146Updated 2 months ago
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- A simple, basic, formally verified UART controller☆307Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- A 32-bit RISC-V soft processor☆312Updated last week
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- Small footprint and configurable DRAM core☆431Updated last month
- An Open Source configuration of the Arty platform☆130Updated last year
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆121Updated 4 years ago
- CoreScore☆159Updated 6 months ago
- ☆293Updated 3 weeks ago
- A Video display simulator☆171Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated last week
- VHDL library 4 FPGAs☆181Updated this week