SoC based on VexRiscv and ICE40 UP5K
☆163Mar 16, 2025Updated last year
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on LiteX-VexRiscv☆711Apr 29, 2026Updated 3 weeks ago
- ☆314Jan 23, 2026Updated 3 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆45Mar 12, 2025Updated last year
- ☆29Dec 15, 2021Updated 4 years ago
- Scala based HDL☆1,988May 9, 2026Updated last week
- SpinalHDL Hardware Math Library☆100Jul 12, 2024Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- A basic SpinalHDL project☆96Aug 15, 2025Updated 9 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 11, 2023Updated 3 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆222May 13, 2026Updated last week
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 4 months ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 3 months ago
- The sources of the online SpinalHDL doc☆31Updated this week
- Build your hardware, easily!☆3,884Updated this week
- Miscellaneous ULX3S examples (advanced)☆85Feb 7, 2026Updated 3 months ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 8 months ago
- ECP5 breakout board in a feather physical format☆529Nov 6, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- FPGA 101 lessons/labs☆414Jul 14, 2024Updated last year
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- PCB for ULX3S FPGA R&D board☆434Apr 27, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Jun 2, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 2 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- An open source USB bootloader for FPGAs☆399Sep 15, 2023Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- FPGA USB stack written in LiteX☆135Jun 5, 2022Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago