Alternatives and similar repositories for SaxonSoc

Users that are interested in SaxonSoc are comparing it to the libraries listed below

• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆149Updated 6 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆187Updated last month
• olofk / corescore
  CoreScore
  ☆169Updated 2 weeks ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆131Updated 7 years ago
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆136Updated 3 years ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆278Updated last year
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆297Updated this week
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆192Updated this week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 4 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆91Updated last month
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆123Updated 5 years ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆126Updated 6 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆102Updated this week
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆99Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆318Updated last year
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆185Updated 11 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆331Updated 11 months ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆144Updated 2 years ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆305Updated 2 weeks ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆246Updated last year
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated 3 months ago
• SpinalHDL / SpinalWorkshop
  Labs to learn SpinalHDL
  ☆150Updated last year
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆181Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆308Updated 9 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆219Updated 3 weeks ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆317Updated 3 weeks ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆283Updated last week
• ZipCPU / vgasim
  A Video display simulator
  ☆174Updated 6 months ago
• SpinalHDL / NaxRiscv
  ☆300Updated 3 weeks ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆190Updated 3 weeks ago