SoC based on VexRiscv and ICE40 UP5K
☆161Mar 16, 2025Updated last year
Alternatives and similar repositories for SaxonSoc
Users that are interested in SaxonSoc are comparing it to the libraries listed below
Sorting:
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- ☆309Jan 23, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Labs to learn SpinalHDL☆155Jul 4, 2024Updated last year
- ☆44Mar 12, 2025Updated last year
- ☆28Dec 15, 2021Updated 4 years ago
- Scala based HDL☆1,935Updated this week
- SpinalHDL Hardware Math Library☆97Jul 12, 2024Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- A basic SpinalHDL project☆91Aug 15, 2025Updated 7 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆206Updated this week
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 2 months ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- Miscellaneous ULX3S examples (advanced)☆83Feb 7, 2026Updated last month
- The sources of the online SpinalHDL doc☆30Mar 6, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,773Updated this week
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 6 months ago
- ECP5 breakout board in a feather physical format☆524Nov 6, 2024Updated last year
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- FPGA 101 lessons/labs☆409Jul 14, 2024Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- PCB for ULX3S FPGA R&D board☆425Apr 27, 2025Updated 10 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Jun 2, 2019Updated 6 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- An open source USB bootloader for FPGAs☆397Sep 15, 2023Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- FPGA USB stack written in LiteX☆133Jun 5, 2022Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- ULX3S Quick Start☆23Oct 8, 2020Updated 5 years ago