a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communication and Crypto applications
☆70Jan 8, 2024Updated 2 years ago
Alternatives and similar repositories for Chainsaw
Users that are interested in Chainsaw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Feb 15, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last month
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Oct 30, 2026Updated last week
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Labs to learn SpinalHDL☆159Jul 4, 2024Updated 2 years ago
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- Scala based HDL☆2,057Oct 30, 2026Updated last week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 9 months ago
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 10 months ago
- ☆14Mar 27, 2026Updated 7 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated last month
- ☆328Jan 23, 2026Updated 9 months ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆153Jun 14, 2024Updated 2 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆38Mar 14, 2021Updated 5 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口 实现☆30Mar 3, 2024Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 10 months ago
- The sources of the online SpinalHDL doc☆32Oct 30, 2026Updated last week
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆268Oct 31, 2026Updated last week
- A basic SpinalHDL project☆101Aug 15, 2025Updated last year
- The register-transfer level (RTL) implementation of FIONA-V baseline ISA, affiliated to FIONA toolchains.☆10Oct 30, 2023Updated 3 years ago
- ☆24May 6, 2023Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆43Jan 2, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆49Apr 9, 2024Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Updated this week
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆19Mar 8, 2025Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago