Chainsaw-Team / ChainsawLinks
a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communication and Crypto applications
☆65Updated last year
Alternatives and similar repositories for Chainsaw
Users that are interested in Chainsaw are comparing it to the libraries listed below
Sorting:
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆60Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- ☆34Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 2 months ago
- Pure digital components of a UCIe controller☆67Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- ☆52Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- ☆64Updated 4 years ago
- ☆76Updated 3 years ago
- ☆77Updated 10 years ago
- round robin arbiter☆75Updated 11 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago