Chainsaw-Team / ChainsawLinks
a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communication and Crypto applications
☆66Updated last year
Alternatives and similar repositories for Chainsaw
Users that are interested in Chainsaw are comparing it to the libraries listed below
Sorting:
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆64Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆37Updated 6 years ago
- ☆56Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- A basic SpinalHDL project☆86Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- ☆67Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- understanding of cocotb (In Chinese Only)☆20Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago