A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS
☆39Oct 27, 2026Updated last week
Alternatives and similar repositories for SiYuan
Users that are interested in SiYuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- ☆18Aug 17, 2026Updated 2 months ago
- ☆16Apr 21, 2019Updated 7 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- ☆108Oct 28, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- ☆21Jan 13, 2026Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- ☆39Oct 22, 2026Updated 2 weeks ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated last week
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆22Aug 11, 2025Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆28Apr 17, 2018Updated 8 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆94Apr 22, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆27Oct 25, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆72Updated this week
- Single issue, 5-stage pipeline LoongArch CPU. Supports forwarding, exception and interrupt handling, cache, TLB MMU, and a streamlined AX…☆10Sep 29, 2023Updated 3 years ago
- ☆328Jan 23, 2026Updated 9 months ago
- ☆258Jun 25, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆44Jul 28, 2025Updated last year
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆125May 11, 2023Updated 3 years ago
- UM-SJTU JI VE450 2021 Summer Capstone Design Project☆10Aug 4, 2021Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- ☆33Apr 10, 2026Updated 6 months ago