xjtuiair-cag / SiYuanLinks
A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS
☆34Updated 3 months ago
Alternatives and similar repositories for SiYuan
Users that are interested in SiYuan are comparing it to the libraries listed below
Sorting:
- ☆32Updated 6 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- HLS for Networks-on-Chip☆39Updated 4 years ago
- ☆58Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 2 weeks ago
- ☆37Updated 7 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- ☆22Updated 2 years ago
- ☆31Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- An almost empty chisel project as a starting point for hardware design☆33Updated last year
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆38Updated 3 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- ☆19Updated 2 years ago
- ☆63Updated 9 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆138Updated 11 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆23Updated 10 months ago
- ☆38Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Updated last year
- ☆11Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆23Updated this week
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago