OpenXiangShan / YunSuanView external linksLinks
This repo includes XiangShan's function units
☆29Updated this week
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below
Sorting:
- Scripts for XiangShan☆17Feb 5, 2026Updated last week
- ☆12Dec 16, 2025Updated last month
- Open-source non-blocking L2 cache☆52Feb 3, 2026Updated last week
- ☆15Feb 5, 2026Updated last week
- XiangShan Frontend Develop Environment☆68Feb 6, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last week
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated last year
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated last month
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 2, 2026Updated last week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- Pick your favorite language to verify your chip.☆77Jan 30, 2026Updated 2 weeks ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Documentation for XiangShan☆432Feb 5, 2026Updated last week
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 7 months ago
- ☆19Jul 12, 2024Updated last year
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Open-source high-performance non-blocking cache☆93Dec 3, 2025Updated 2 months ago
- Equivalence checking with Yosys☆58Feb 4, 2026Updated last week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- Unit tests generator for RVV 1.0☆102Nov 11, 2025Updated 3 months ago
- ☆47May 11, 2022Updated 3 years ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- ☆27Aug 2, 2021Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- ☆125Updated this week
- A framework for building hardware verification platform using software method☆32Dec 24, 2025Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 3 months ago