This repo includes XiangShan's function units
☆32Jul 20, 2026Updated this week
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scripts for XiangShan☆17Updated this week
- XiangShan Frontend Develop Environment☆72Updated this week
- ☆17Updated this week
- Open-source non-blocking L2 cache☆65Updated this week
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Updated this week
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆184Updated this week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- ☆50May 11, 2022Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Jun 18, 2026Updated last month
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Documentation for XiangShan Design☆50Jul 12, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The Unified TileLink Memory Subsystem Tester for XiangShan☆16Updated this week
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated last year
- Generate Linux Perf event tables for Apple Silicon☆18Dec 16, 2025Updated 7 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆108Updated this week
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated last month
- ☆10Oct 15, 2021Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Open-source high-performance non-blocking cache☆99Jun 17, 2026Updated last month
- Pick your favorite language to verify your chip.☆91Updated this week
- Equivalence checking with Yosys☆59Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- ☆11Jan 9, 2021Updated 5 years ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆23May 18, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jul 3, 2026Updated 2 weeks ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago