This repo includes XiangShan's function units
☆31Jun 26, 2026Updated this week
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scripts for XiangShan☆17Updated this week
- XiangShan Frontend Develop Environment☆72Jun 19, 2026Updated last week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Jun 18, 2026Updated last week
- Open-source non-blocking L2 cache☆63Updated this week
- Open source high performance IEEE-754 floating unit☆96Feb 26, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆14May 22, 2026Updated last month
- ☆17Jun 13, 2026Updated 2 weeks ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆179Jun 22, 2026Updated last week
- Documentation for XiangShan Design☆50May 7, 2026Updated last month
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- ☆49May 11, 2022Updated 4 years ago
- Documentation for XiangShan☆440Jun 10, 2026Updated 2 weeks ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated last year
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated last year
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 6 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Open-source high-performance non-blocking cache☆99Jun 17, 2026Updated last week
- GPU-accelerated LLM Training Simulator☆22Jun 26, 2025Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- Pick your favorite language to verify your chip.☆90Updated this week
- Equivalence checking with Yosys☆60Jun 4, 2026Updated 3 weeks ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- Leaderboard of Frontier Models for Program Repair https://repairbench.github.io/☆11Oct 26, 2025Updated 8 months ago
- ☆11Jan 9, 2021Updated 5 years ago