OpenXiangShan / YunSuanLinks
This repo includes XiangShan's function units
☆26Updated last week
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below
Sorting:
- Open source high performance IEEE-754 floating unit☆72Updated last year
- Open-source high-performance non-blocking cache☆82Updated last week
- Open-source non-blocking L2 cache☆43Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆19Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆61Updated last week
- Simple runtime for Pulp platforms☆48Updated this week
- XiangShan Frontend Develop Environment☆58Updated 2 weeks ago
- ☆33Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆32Updated last year
- ☆30Updated 5 months ago
- ☆35Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- ☆22Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- ☆35Updated 10 months ago
- Pure digital components of a UCIe controller☆63Updated this week
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago