This repo includes XiangShan's function units
☆30Jun 3, 2026Updated this week
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scripts for XiangShan☆17Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆19Apr 8, 2026Updated 2 months ago
- Open-source non-blocking L2 cache☆62Updated this week
- Open source high performance IEEE-754 floating unit☆96Feb 26, 2024Updated 2 years ago
- ☆13May 22, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Jun 2, 2026Updated last week
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆176Jun 1, 2026Updated last week
- Documentation for XiangShan Design☆50May 7, 2026Updated last month
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- ☆49May 11, 2022Updated 4 years ago
- Documentation for XiangShan☆439May 27, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated last year
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated 11 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆57Aug 14, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated last month
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆34Apr 13, 2025Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Unit tests generator for RVV 1.0☆113May 25, 2026Updated 2 weeks ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Open-source high-performance non-blocking cache☆98Apr 16, 2026Updated last month
- GPU-accelerated LLM Training Simulator☆21Jun 26, 2025Updated 11 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 10 months ago
- Pick your favorite language to verify your chip.☆88Updated this week
- Equivalence checking with Yosys☆60Updated this week
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- ☆11Jan 9, 2021Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 2 months ago