This repo includes XiangShan's function units
☆30Feb 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below
Sorting:
- Scripts for XiangShan☆17Updated this week
- ☆12Dec 16, 2025Updated 2 months ago
- ☆15Updated this week
- XiangShan Frontend Develop Environment☆69Updated this week
- Open-source non-blocking L2 cache☆54Updated this week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last month
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Pick your favorite language to verify your chip.☆79Jan 30, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Documentation for XiangShan☆433Updated this week
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- ☆19Jul 12, 2024Updated last year
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 3 weeks ago
- Equivalence checking with Yosys☆58Updated this week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- ☆48May 11, 2022Updated 3 years ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- ☆27Aug 2, 2021Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- ☆129Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago