This repo includes XiangShan's function units
☆30May 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scripts for XiangShan☆17May 7, 2026Updated last week
- XiangShan Frontend Develop Environment☆71Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆19Apr 8, 2026Updated last month
- Open-source non-blocking L2 cache☆60Updated this week
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13May 11, 2026Updated last week
- ☆17Updated this week
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆175Updated this week
- Documentation for XiangShan Design☆49May 7, 2026Updated last week
- ☆49May 11, 2022Updated 4 years ago
- Documentation for XiangShan☆436Updated this week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated last year
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated 11 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated last month
- ☆10Oct 15, 2021Updated 4 years ago
- Unit tests generator for RVV 1.0☆111May 6, 2026Updated 2 weeks ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source high-performance non-blocking cache☆95Apr 16, 2026Updated last month
- GPU-accelerated LLM Training Simulator☆18Jun 26, 2025Updated 10 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 10 months ago
- Pick your favorite language to verify your chip.☆87May 12, 2026Updated last week
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- Leaderboard of Frontier Models for Program Repair https://repairbench.github.io/☆11Oct 26, 2025Updated 6 months ago
- A Rocket-based RISC-V superscalar in-order core☆39Mar 11, 2026Updated 2 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 2 weeks ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago