This repo includes XiangShan's function units
☆35Oct 19, 2026Updated last week
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scripts for XiangShan☆18Updated this week
- XiangShan Frontend Develop Environment☆73Updated this week
- ☆17Updated this week
- Open-source non-blocking L2 cache☆65Updated this week
- ☆15Jul 18, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- Documentation for XiangShan☆448Oct 15, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- RISC-V AIA in Chisel☆14Oct 12, 2026Updated 2 weeks ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- ☆45Oct 23, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 5 months ago
- ☆51May 11, 2022Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 23, 2026Updated last week
- This is an implementation of Y86 instruction set in Verilog HDL.☆11Feb 28, 2018Updated 8 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- only display GPU☆10Mar 6, 2025Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- The Unified TileLink Memory Subsystem Tester for XiangShan☆16Oct 16, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- TCP socket servers for accessing Pico Technology oscilloscopes remotely☆12Oct 3, 2026Updated 3 weeks ago
- Documentation for XiangShan Design☆54Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- Test/demo waveform datasets for libscopehal and glscopeclient☆12Oct 5, 2023Updated 3 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated 4 months ago
- A library to retrieve JEP106 manufacturer strings in Rust.☆12May 7, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆14Nov 18, 2025Updated 11 months ago
- MCP server to read waveform files☆48Updated this week
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- IPFire port to Loongson CPU with eBPF network applications addons☆16Updated this week
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- jyy os enhanced☆13Jul 10, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week