This repo includes XiangShan's function units
☆30Feb 14, 2026Updated last month
Alternatives and similar repositories for YunSuan
Users that are interested in YunSuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scripts for XiangShan☆17Mar 20, 2026Updated last week
- XiangShan Frontend Develop Environment☆69Mar 3, 2026Updated 3 weeks ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Updated this week
- Open-source non-blocking L2 cache☆55Updated this week
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12Mar 17, 2026Updated last week
- ☆16Mar 19, 2026Updated last week
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- Documentation for XiangShan Design☆45Mar 16, 2026Updated last week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- ☆48May 11, 2022Updated 3 years ago
- Documentation for XiangShan☆434Mar 19, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- A library to retrieve JEP106 manufacturer strings in Rust.☆12May 7, 2025Updated 10 months ago
- Reasoning LLMs optimized for Chisel code generation☆24Jun 19, 2025Updated 9 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 3 weeks ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 4 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆10Oct 15, 2021Updated 4 years ago
- Unit tests generator for RVV 1.0☆104Nov 11, 2025Updated 4 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- Open-source high-performance non-blocking cache☆95Feb 13, 2026Updated last month
- GPU-accelerated LLM Training Simulator☆18Jun 26, 2025Updated 9 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 8 months ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Equivalence checking with Yosys☆58Mar 19, 2026Updated last week
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆25Mar 1, 2026Updated 3 weeks ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- Leaderboard of Frontier Models for Program Repair https://repairbench.github.io/☆11Oct 26, 2025Updated 5 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated 2 weeks ago