Reasoning LLMs optimized for Chisel code generation
☆24Jun 19, 2025Updated 9 months ago
Alternatives and similar repositories for ChiseLLM
Users that are interested in ChiseLLM are comparing it to the libraries listed below
Sorting:
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆19Jul 12, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆13Feb 14, 2026Updated last month
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- QuardStar Tutorial is all you need !☆16Sep 11, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- ☆10Oct 15, 2021Updated 4 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- ☆35Aug 7, 2025Updated 7 months ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- ☆18Jul 11, 2021Updated 4 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆13Jul 31, 2025Updated 7 months ago
- ☆21May 26, 2025Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- Kendryte K210 SBI support using RustSBI, provides privileged spec 1.12 environment by emulating it using 1.9.1☆38Feb 18, 2024Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆26Jan 25, 2026Updated last month
- Fuzz everything! Now let's fuzz chip!☆35Feb 11, 2026Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- ☆36Jul 22, 2025Updated 7 months ago
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- DLSlime: Flexible & Efficient Heterogeneous Transfer Toolkit☆91Jan 26, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 9 months ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Mar 6, 2026Updated 2 weeks ago
- Anya mousecape;阿尼亚mousecape;Klee可莉mousecape;Kal'tsit凯尔希mousecape...☆12Oct 27, 2022Updated 3 years ago