observerw / ChiseLLM
Reasoning LLMs optimized for Chisel code generation
☆11Updated 2 weeks ago
Alternatives and similar repositories for ChiseLLM
Users that are interested in ChiseLLM are comparing it to the libraries listed below
Sorting:
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆13Updated 5 months ago
- 给NEMU移植Linux Kernel!☆17Updated last month
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 4 months ago
- ☆20Updated last month
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- ☆11Updated 3 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 7 months ago
- Build mini linux for your own RISC-V emulator!☆20Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆10Updated 8 months ago
- ☆10Updated this week
- Pick your favorite language to verify your chip.☆49Updated last week
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 2 months ago
- ☆14Updated last month
- CQU Dual Issue Machine☆36Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆16Updated 8 months ago
- ☆17Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated last month
- Documentation for XiangShan Design☆26Updated last week
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- Xiangshan deterministic workloads generator☆18Updated 2 months ago
- gem5 FS模式实验手册☆35Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year