Reasoning LLMs optimized for Chisel code generation
☆26Jun 19, 2025Updated last year
Alternatives and similar repositories for ChiseLLM
Users that are interested in ChiseLLM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code for paper 'ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection'☆17Jul 4, 2025Updated last year
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- A full-featured, well-typed, and easy-to-use Python client for the Language Server Protocol (LSP).☆41Jun 18, 2026Updated 4 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆25Mar 31, 2026Updated 7 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- MCP server to read waveform files☆48Oct 24, 2026Updated last week
- ☆15Dec 6, 2023Updated 2 years ago
- Single-stream LLM inference engine for Qwen3.8-27B on one RTX 5090 — int4 quantization + speculative decoding + custom Triton/CUDA kernel…☆23Sep 12, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆11Feb 26, 2025Updated last year
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- Public files for the ATPlace2.5D, including test cases and certain code.☆22Oct 18, 2026Updated last week
- ☆18Jul 11, 2021Updated 5 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆64Jul 13, 2026Updated 3 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Oct 12, 2026Updated 2 weeks ago
- ☆10Oct 15, 2021Updated 5 years ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- QuardStar Tutorial is all you need !☆20Sep 11, 2024Updated 2 years ago
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective☆21Jul 15, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- ☆293Oct 24, 2025Updated last year
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- Excel file to UVM register model ralf file conversion tool☆14May 10, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆23Nov 17, 2024Updated last year