Alternatives and similar repositories for ChiseLLM

Users that are interested in ChiseLLM are comparing it to the libraries listed below

• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆21Updated 5 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆23Updated this week
• OpenXiangShan / XSAI
  A fork of Xiangshan for AI
  ☆33Updated 2 weeks ago
• loongson-community / open-la500
  Mirror of https://gitee.com/loongson-edu/open-la500.git
  ☆18Updated 10 months ago
• pku-liang / ksim
  ☆48Updated 9 months ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆26Updated 10 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆71Updated last week
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆15Updated 5 months ago
• pku-liang / Hestia
  ☆17Updated 7 months ago
• Tanggling / BOOMCore
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆17Updated last year
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆44Updated 2 years ago
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 8 months ago
• yu-yake2002 / ysyx-docker
  A docker image for One Student One Chip's debug exam
  ☆11Updated 2 years ago
• OSCPU / openperf
  ☆11Updated 8 months ago
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆19Updated 8 months ago
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆27Updated this week
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆37Updated last year
• Kumonda221-CrO3 / gitlab-runner-vivado
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Updated 3 years ago
• arch-simulator-sig / simulator-paper
  ☆11Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated last month
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆22Updated 5 months ago
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆13Updated last year
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆29Updated 3 weeks ago
• CMU-SAFARI / Pythia-HDL
  Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …
  ☆17Updated 4 years ago
• CmdBlockZQG / rvcore-mini-linux
  Build mini linux for your own RISC-V emulator!
  ☆24Updated last year
• Jpz-sdju / trinity
  ☆30Updated 3 months ago
• 1932287243 / NPC_IDE
  This is an IDE for YSYX_NPC debuging
  ☆12Updated 11 months ago
• miaochenlu / Gem5_tutorials
  ☆22Updated last week
• OpenXiangShan / gsim
  ☆62Updated 3 weeks ago