observerw / ChiseLLMLinks
Reasoning LLMs optimized for Chisel code generation
☆23Updated 6 months ago
Alternatives and similar repositories for ChiseLLM
Users that are interested in ChiseLLM are comparing it to the libraries listed below
Sorting:
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated this week
- 给NEMU移植Linux Kernel!☆22Updated 7 months ago
- ☆52Updated 11 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- ☆17Updated 9 months ago
- Pick your favorite language to verify your chip.☆75Updated last week
- A fork of Xiangshan for AI☆36Updated this week
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆28Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆19Updated last year
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- ☆11Updated 3 weeks ago
- CQU Dual Issue Machine☆38Updated last year
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- This is an IDE for YSYX_NPC debuging☆12Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆16Updated 7 months ago
- gem5 FS模式实验手册☆45Updated 2 years ago
- ☆64Updated 2 weeks ago
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- ☆32Updated 5 months ago
- ☆11Updated last year
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 9 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 10 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆31Updated this week
- "aura" my super-scalar O3 cpu core☆25Updated last year
- ☆22Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- Formal verification tools for Chisel and RISC-V☆13Updated last year