observerw / ChiseLLMLinks
Reasoning LLMs optimized for Chisel code generation
☆18Updated last month
Alternatives and similar repositories for ChiseLLM
Users that are interested in ChiseLLM are comparing it to the libraries listed below
Sorting:
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆21Updated 7 months ago
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆20Updated 3 weeks ago
- ☆17Updated 4 months ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 10 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 6 months ago
- CQU Dual Issue Machine☆35Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆11Updated 5 months ago
- ☆44Updated 6 months ago
- Xiangshan deterministic workloads generator☆20Updated 2 months ago
- Our repository for NSCSCC☆19Updated 5 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- ☆22Updated 2 years ago
- ☆24Updated last week
- ☆20Updated 2 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- ☆44Updated this week
- ☆74Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year