jiegec / apple-pmuLinks
Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
☆16Updated 2 weeks ago
Alternatives and similar repositories for apple-pmu
Users that are interested in apple-pmu are comparing it to the libraries listed below
Sorting:
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆15Updated 2 years ago
- CPU micro benchmarks☆62Updated 3 months ago
- Microarchitecture diagrams of several CPUs☆43Updated 3 weeks ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 10 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Updated 6 years ago
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 3 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- My knowledge base☆67Updated 2 weeks ago
- ☆23Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆21Updated 3 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- ☆20Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Remote JTAG server for remote debugging☆41Updated last year
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last month