jiegec / apple-pmuLinks
Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
☆15Updated 4 months ago
Alternatives and similar repositories for apple-pmu
Users that are interested in apple-pmu are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆37Updated last month
- ☆15Updated 2 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆22Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 8 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 11 months ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Updated 6 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- CPU micro benchmarks☆61Updated 2 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- Remote JTAG server for remote debugging☆40Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆21Updated last week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- ☆20Updated 5 years ago
- The 'missing header' for Chisel☆21Updated 5 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated this week
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated last week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago