Alternatives and similar repositories for OpenLLC

Users that are interested in OpenLLC are comparing it to the libraries listed below

• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 9 months ago
• carlosedp / riscvassembler
  A RISC-V assembler library for Scala/Chisel HDL projects
  ☆16Updated last month
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆28Updated last week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆51Updated this week
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆92Updated this week
• OpenXiangShan / Utility
  ☆15Updated this week
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆49Updated last year
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆19Updated last year
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆22Updated 11 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated this week
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆92Updated last month
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆80Updated 9 months ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆87Updated last year
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated last year
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆106Updated last month
• ucb-bar / testchipip
  ☆87Updated last week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆153Updated last year
• eembc / coremark-pro
  Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…
  ☆213Updated last year
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆21Updated 4 months ago
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆40Updated 2 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆126Updated 3 months ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆163Updated last year
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆64Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆199Updated 2 weeks ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆169Updated 5 years ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated last month
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 10 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated last month
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆252Updated last year
• chipsalliance / rocket-pcb
  PCB libraries and templates for rocket-chip based FPGA/ASIC designs
  ☆14Updated 11 months ago