Alternatives and similar repositories for OpenLLC

Users that are interested in OpenLLC are comparing it to the libraries listed below

• carlosedp / riscvassembler
  A RISC-V assembler library for Scala/Chisel HDL projects
  ☆16Updated this week
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆24Updated last year
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆29Updated last week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆52Updated this week
• OpenXiangShan / Utility
  ☆15Updated last week
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆17Updated 10 months ago
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆50Updated last year
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated this week
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆92Updated last week
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆19Updated last year
• ucb-bar / testchipip
  ☆87Updated last week
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆92Updated 2 months ago
• Chlorophytus / broccoli
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11Updated 2 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆155Updated last year
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆89Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated this week
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 2 months ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆65Updated this week
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated 2 years ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆22Updated 5 months ago
• merledu / Scala-Chisel-Learning-Journey
  This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…
  ☆15Updated 5 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆163Updated 2 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆107Updated this week
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated last year
• rivosinc / hammer
  Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
  ☆39Updated 2 weeks ago
• chipsalliance / diplomacy
  ☆23Updated 2 months ago
• OpenXiangShan / nexus-am
  ☆42Updated this week
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 6 months ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆49Updated 3 years ago