Zhao-Dongyu / sgemm_riscv
This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platform.
☆19Updated 3 months ago
Alternatives and similar repositories for sgemm_riscv:
Users that are interested in sgemm_riscv are comparing it to the libraries listed below
- ☆33Updated 8 months ago
- Example for running IREE in a bare-metal Arm environment.☆30Updated 2 weeks ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆43Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆84Updated last month
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated 3 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated last week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 8 months ago
- ☆65Updated 5 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 5 months ago
- ☆54Updated this week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated last month
- Lab assignments for the Agile Hardware Design course☆14Updated 11 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆36Updated 3 years ago
- ☆91Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆94Updated last year
- A polyhedral compiler for hardware accelerators☆56Updated 7 months ago
- ☆90Updated this week
- ☆47Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆100Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 3 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆68Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- This repo includes XiangShan's function units☆18Updated last week
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago