This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platform.
☆24Dec 11, 2024Updated last year
Alternatives and similar repositories for sgemm_riscv
Users that are interested in sgemm_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Sep 28, 2023Updated 2 years ago
- Example of RISC-V Vector programming☆31Sep 4, 2025Updated 10 months ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆15Apr 3, 2020Updated 6 years ago
- ☆14May 19, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- GPU-accelerated LLM Training Simulator☆22Jun 26, 2025Updated last year
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Jun 15, 2026Updated 3 weeks ago
- ET Accelerator Firmware and Runtime☆46May 8, 2026Updated 2 months ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 8 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆153Jun 11, 2026Updated 3 weeks ago
- ☆12Jun 26, 2026Updated last week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Jun 18, 2026Updated 3 weeks ago
- SYCL Reference Manual☆30Feb 11, 2026Updated 4 months ago
- hook lmkd让它无法kill进程☆19Aug 22, 2023Updated 2 years ago
- Enhance CHISEL for Smooth and Comfortable Chip Design☆20Mar 29, 2026Updated 3 months ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 2 months ago
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- ☆39Mar 6, 2026Updated 4 months ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- v4l2 stuff☆16Jul 1, 2017Updated 9 years ago
- The Tenstorrent Studio (TT-Studio) is an easy to use web interface for running AI models on Tenstorrent hardware. It handles all the tech…☆48Updated this week
- Multilayer perceptron in vulkan☆14May 20, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 12 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 5 months ago
- Yet another Linux distro for RISC-V.☆14Dec 25, 2025Updated 6 months ago
- Initial framework source code for CSE240A branch predictor project☆15Dec 2, 2022Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago