This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platform.
☆24Dec 11, 2024Updated last year
Alternatives and similar repositories for sgemm_riscv
Users that are interested in sgemm_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Sep 28, 2023Updated 2 years ago
- Example of RISC-V Vector programming☆28Sep 4, 2025Updated 8 months ago
- PyTorch wheels for linux riscv64☆19Sep 21, 2024Updated last year
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- This repo includes XiangShan's function units☆30May 1, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆15Apr 3, 2020Updated 6 years ago
- ☆14May 19, 2023Updated 2 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- GPU-accelerated LLM Training Simulator☆18Jun 26, 2025Updated 10 months ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Mar 29, 2026Updated last month
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 2 months ago
- ET Accelerator Firmware and Runtime☆42Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 8 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆148Apr 19, 2026Updated 2 weeks ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆18Apr 8, 2026Updated last month
- SYCL Reference Manual☆30Feb 11, 2026Updated 2 months ago
- hook lmkd让它无法kill进程☆18Aug 22, 2023Updated 2 years ago
- Enhance CHISEL for Smooth and Comfortable Chip Design☆20Mar 29, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- Java pseudo-random number generation code with minimal dependencies.☆15Updated this week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆26Apr 11, 2026Updated 3 weeks ago
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆38Mar 6, 2026Updated 2 months ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- v4l2 stuff☆16Jul 1, 2017Updated 8 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 4 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 3 weeks ago