This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platform.
☆24Dec 11, 2024Updated last year
Alternatives and similar repositories for sgemm_riscv
Users that are interested in sgemm_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Sep 28, 2023Updated 3 years ago
- PyTorch wheels for linux riscv64☆19Sep 21, 2024Updated 2 years ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆24Sep 8, 2026Updated last month
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- This repo includes XiangShan's function units☆35Oct 9, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Apr 3, 2020Updated 6 years ago
- ☆14May 19, 2023Updated 3 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- A Chisel verison of the tiny-gpu project, with more verification codes than original implementation☆14Jan 22, 2025Updated last year
- User-Mode Driver for Tenstorrent hardware☆50Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Sep 7, 2026Updated last month
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- A PCB front panel for Golioth's Aludel hardware platform☆17Jul 19, 2024Updated 2 years ago
- Java pseudo-random number generation code with minimal dependencies.☆16Updated this week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 4 years ago
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 8 months ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- SYCL Reference Manual☆31Oct 6, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- ☆13Updated this week
- Initial framework source code for CSE240A branch predictor project☆10Nov 30, 2017Updated 8 years ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Automatic Test Pattern Generation using PODEM algorithm☆16May 12, 2014Updated 12 years ago
- Multilayer perceptron in vulkan☆16May 20, 2020Updated 6 years ago
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- v4l2 stuff☆16Jul 1, 2017Updated 9 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPU-accelerated LLM Training Simulator☆23Jun 26, 2025Updated last year
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 6 months ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 8 months ago
- Initial framework source code for CSE240A branch predictor project☆15Dec 2, 2022Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆26Oct 31, 2017Updated 8 years ago
- my fork of libxml2☆10May 11, 2011Updated 15 years ago