This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platform.
☆24Dec 11, 2024Updated last year
Alternatives and similar repositories for sgemm_riscv
Users that are interested in sgemm_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- ☆14Sep 28, 2023Updated 3 years ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆25Sep 8, 2026Updated 2 months ago
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Apr 3, 2020Updated 6 years ago
- This repo includes XiangShan's function units☆35Oct 29, 2026Updated last week
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- ☆14May 19, 2023Updated 3 years ago
- Utility to start a program on the A100 "AI" cores on SpacemiT K3 machines.☆19Jul 9, 2026Updated 3 months ago
- Initial code, benchmarks and correct outputs for the cache simulation project of UCSD's CSE240A class (2018)☆10May 24, 2018Updated 8 years ago
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The sd animation framework.☆13Jul 3, 2026Updated 4 months ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆156Aug 14, 2026Updated 2 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- small tools developed at work☆10Aug 25, 2026Updated 2 months ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- RISC-V testbed☆13Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Sep 10, 2026Updated last month
- User-Mode Driver for Tenstorrent hardware☆52Updated this week
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- A PCB front panel for Golioth's Aludel hardware platform☆17Jul 19, 2024Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 8 months ago
- A simple first-order simulator for softmax☆11Sep 22, 2025Updated last year
- Reimplementation of paper EIE by Stanford Song Han☆10Mar 18, 2021Updated 5 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Java pseudo-random number generation code with minimal dependencies.☆16Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 9 years ago
- Prediction algorithms for the PCG pseudo-random generator☆16Nov 13, 2020Updated 5 years ago
- SYCL Reference Manual☆31Oct 6, 2026Updated last month
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- XSPdb is a Python-based extension of pdb designed for the XiangShan IP, providing GDB-like "interactive debugging" capabilities.☆10Feb 4, 2026Updated 9 months ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 4 years ago