Zhao-Dongyu / sgemm_riscvLinks
This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platform.
☆24Updated 10 months ago
Alternatives and similar repositories for sgemm_riscv
Users that are interested in sgemm_riscv are comparing it to the libraries listed below
Sorting:
- LLVM OpenCL C compiler suite for ventus GPGPU☆57Updated 2 weeks ago
- ☆37Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆50Updated last week
- ☆108Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆19Updated 11 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated 3 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- RiVEC Bencmark Suite☆122Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- ☆101Updated last year
- Example for running IREE in a bare-metal Arm environment.☆39Updated 2 months ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- IREE plugin repository for the AMD AIE accelerator☆110Updated this week
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆66Updated last month
- ☆61Updated this week
- RISC-V Integrated Matrix Development Repository☆18Updated last week
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆29Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Lab assignments for the Agile Hardware Design course☆17Updated 4 months ago
- ☆72Updated last year
- ☆192Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago