Alternatives and similar repositories for riscv-decode

Users that are interested in riscv-decode are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆104Updated 7 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆47Updated 2 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 3 weeks ago
• riscv-software-src / riscof
  ☆80Updated 2 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆38Updated 4 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆32Updated last year
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆59Updated 2 months ago
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated last month
• riscv-non-isa / riscv-semihosting
  ☆30Updated 3 weeks ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 7 months ago
• jwnhy / rvbt
  Baremetal Backtracing on RISC-V
  ☆15Updated 3 years ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆116Updated 3 weeks ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated 10 months ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆37Updated last week
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆64Updated 2 years ago
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆16Updated 2 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆48Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• GregAC / rrs
  Rust RISC-V Simulator
  ☆33Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year