fintelia / riscv-decode

Related projects ⓘ

Alternatives and complementary repositories for riscv-decode

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆88Updated 2 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆38Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆24Updated last month
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆26Updated 3 months ago
• GregAC / rrs
  Rust RISC-V Simulator
  ☆25Updated 6 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated last month
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆46Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 2 years ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆61Updated last year
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆63Updated last year
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆28Updated last week
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆62Updated last month
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆29Updated last month
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated this week
• DrChat / buddyalloc
  Buddy allocator, forked from the toyos repository.
  ☆14Updated 3 years ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆38Updated 2 years ago
• eigenraven / rvasm
  RISC-V Assembler
  ☆17Updated last year
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆20Updated 4 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆57Updated last year
• hitohira / yokyo
  ☆16Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆41Updated last week
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆34Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆42Updated 2 weeks ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆23Updated 7 years ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆27Updated 6 months ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 2 years ago