Alternatives and similar repositories for riscv-decode

Users that are interested in riscv-decode are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆107Updated last week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last month
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated last week
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆121Updated 2 months ago
• jwnhy / rvbt
  Baremetal Backtracing on RISC-V
  ☆15Updated 4 years ago
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆41Updated 2 weeks ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated 10 months ago
• riscv / virtual-memory
  ☆39Updated 3 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated last year
• rust-vmm / vm-fdt
  ☆18Updated last year
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆31Updated 3 weeks ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• riscv-non-isa / riscv-semihosting
  ☆31Updated this week
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆64Updated 5 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆78Updated last month
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆76Updated this week
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆66Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated 2 months ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆57Updated last week
• GregAC / rrs
  Rust RISC-V Simulator
  ☆41Updated last year
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 10 months ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 9 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆31Updated last month