Simple library for decoding RISC-V instructions
☆24Nov 19, 2025Updated 6 months ago
Alternatives and similar repositories for riscv-decode
Users that are interested in riscv-decode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆41Updated this week
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- A tool for USB device pass-through using the vfio-user protocol.☆37Updated this week
- ☆15Apr 7, 2026Updated 2 months ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- An demonic library to write PE binaries☆11Feb 12, 2024Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 10 months ago
- Minimal ncurses implementation for use in embedded environments☆12Oct 29, 2017Updated 8 years ago
- NixOS Build and Deployment Tool with Configuration Sanity Checking Capabilities [maintainer=@tfc]☆13Sep 18, 2025Updated 8 months ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- Just another jekyll container.☆11Mar 2, 2017Updated 9 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Intel AMT Serial-Over-LAN (SOL) client☆13Feb 23, 2024Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated last month
- NOVA Microhypervisor☆11Jun 2, 2026Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆34Apr 13, 2025Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 7 months ago
- Rust crate for numpy NPY files☆33May 3, 2026Updated last month
- ☆14Feb 24, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Linux kernel source tree☆14Jun 25, 2025Updated 11 months ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- This repo includes XiangShan's function units☆30Updated this week
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- A repository that helps to convert the YOLOv8 detection model to OpenVINO format via onnx and make it more optimized with int8 quantizati…☆12Mar 12, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆32Nov 22, 2019Updated 6 years ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- ☆18Jul 12, 2024Updated last year
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆11Jul 29, 2020Updated 5 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated 2 weeks ago
- 方便扩展的Cuda算子理解和优化框架，仅用在学习使用☆18Jun 13, 2024Updated 2 years ago
- Performance and diagnostic tools for Arm CMN on-chip interconnects☆29Jun 2, 2026Updated last week