Alternatives and similar repositories for riscv-decode:

Users that are interested in riscv-decode are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 6 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• GregAC / rrs
  Rust RISC-V Simulator
  ☆32Updated last year
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆48Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last month
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 2 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated 9 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆42Updated last month
• CharlyCst / miralis
  Miralis is RISC-V firmware that virtualizes RISC-V firmware
  ☆14Updated this week
• riscv-software-src / riscof
  ☆78Updated last month
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆64Updated 2 years ago
• msyksphinz-self / riscv-isadoc
  ☆35Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆51Updated 2 weeks ago
• riscv-non-isa / riscv-semihosting
  ☆29Updated 2 months ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆98Updated 2 years ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated 6 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆37Updated 6 months ago
• sbates130272 / docker-riscv
  A Dockerfile for the tools needed to develop for the RISC-V open-source CPU
  ☆25Updated 6 years ago
• jjyr / buddy-alloc
  Buddy-alloc is a memory allocator for no-std Rust, used for embedded environments.
  ☆28Updated 6 months ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆58Updated 2 months ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆35Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆37Updated last month
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆68Updated this week