Simple library for decoding RISC-V instructions
☆24Nov 19, 2025Updated 5 months ago
Alternatives and similar repositories for riscv-decode
Users that are interested in riscv-decode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- ☆11Jun 9, 2022Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25Apr 20, 2026Updated 2 weeks ago
- Low level access to RISCV processors☆22Oct 3, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 weeks ago
- An demonic library to write PE binaries☆11Feb 12, 2024Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 9 months ago
- NixOS Build and Deployment Tool with Configuration Sanity Checking Capabilities [maintainer=@tfc]☆13Sep 18, 2025Updated 7 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆34Apr 13, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Toy File System, currently using FUSE.☆10Jun 1, 2019Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 5 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 6 months ago
- ☆14Feb 24, 2025Updated last year
- A simple snake game using D and ncurses.☆13May 21, 2020Updated 5 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- 🦜 yair - a high-level compiler IR entirely written in Rust☆37Dec 11, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Supporting code for "LLMs for your iPhone: Whole-Tensor 4 Bit Quantization"☆11Mar 31, 2024Updated 2 years ago
- hvisor tool for root linux, includes CLI, Virtio daemon and hvisor kernel module☆15Apr 26, 2026Updated last week
- Script to publish locally saved asciicast to IPFS☆18Dec 1, 2017Updated 8 years ago
- A repository that helps to convert the YOLOv8 detection model to OpenVINO format via onnx and make it more optimized with int8 quantizati…☆12Mar 12, 2023Updated 3 years ago
- This repo includes XiangShan's function units☆30Apr 15, 2026Updated 2 weeks ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- A Verilog implementation of a processor cache.☆39Dec 29, 2017Updated 8 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Jul 12, 2024Updated last year
- Performance and diagnostic tools for Arm CMN on-chip interconnects☆25Apr 28, 2026Updated last week
- 方便扩展的Cuda算子理解和优化框架，仅用在学习使用☆18Jun 13, 2024Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Graph model execution API for Candle☆17Jul 27, 2025Updated 9 months ago
- Board support crate for STMicroElectronics STM32H7 Nucleo-144 boards.☆12Aug 23, 2024Updated last year