fintelia / riscv-decode

Related projects ⓘ

Alternatives and complementary repositories for riscv-decode

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆88Updated last week
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆26Updated 3 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆37Updated last year
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆46Updated last year
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last month
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆61Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆40Updated this week
• jwnhy / rvbt
  Baremetal Backtracing on RISC-V
  ☆15Updated 3 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆29Updated last month
• rustsbi / plic
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆19Updated 11 months ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆30Updated 2 months ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆28Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆36Updated 4 years ago
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆16Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆41Updated last week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated last week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated 3 weeks ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 7 months ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated last year
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated last week
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆24Updated last month
• eigenraven / rvasm
  RISC-V Assembler
  ☆17Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆34Updated last year
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆34Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆25Updated 4 years ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆26Updated 2 months ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆27Updated 6 months ago