Simple library for decoding RISC-V instructions
☆23Jun 21, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-decode
Users that are interested in riscv-decode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 2 weeks ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- A tool for USB device pass-through using the vfio-user protocol.☆38Jun 26, 2026Updated last week
- ☆15Apr 7, 2026Updated 2 months ago
- ☆12Jun 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25May 11, 2026Updated last month
- Low level access to RISCV processors☆22Oct 3, 2022Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- An demonic library to write PE binaries☆11Feb 12, 2024Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- Minimal ncurses implementation for use in embedded environments☆12Oct 29, 2017Updated 8 years ago
- NixOS Build and Deployment Tool with Configuration Sanity Checking Capabilities [maintainer=@tfc]☆13Sep 18, 2025Updated 9 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Intel AMT Serial-Over-LAN (SOL) client☆13Feb 23, 2024Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Jun 27, 2026Updated last week
- NOVA Microhypervisor☆11Jun 2, 2026Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 8 months ago
- ☆14Feb 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Linux kernel source tree☆14Jun 25, 2025Updated last year
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- 🦜 yair - a high-level compiler IR entirely written in Rust☆37Dec 11, 2021Updated 4 years ago
- hvisor tool for root linux, includes CLI, Virtio daemon and hvisor kernel module☆15Updated this week
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repo includes XiangShan's function units☆31Jun 26, 2026Updated last week
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆31Nov 22, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆18Jul 12, 2024Updated last year
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 5 years ago