Alternatives and similar repositories for riscv-decode

Users that are interested in riscv-decode are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆106Updated 9 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆58Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆91Updated 2 weeks ago
• riscv / virtual-memory
  ☆39Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆55Updated last week
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆120Updated last month
• jwnhy / rvbt
  Baremetal Backtracing on RISC-V
  ☆15Updated 4 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated last year
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated last month
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated 9 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 4 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆19Updated 8 months ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆99Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆66Updated 2 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 9 months ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated last week
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆30Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆126Updated last week
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆101Updated last week
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆40Updated 5 months ago
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆48Updated 2 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated 2 weeks ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆64Updated 5 months ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 3 years ago