Simple library for decoding RISC-V instructions
☆23Jun 21, 2026Updated last month
Alternatives and similar repositories for riscv-decode
Users that are interested in riscv-decode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- ☆15Apr 7, 2026Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Reading, writing, transcoding Khronos Textures in Rust. Bindings to KhronosGroup/KTX-Software.☆11May 17, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- An demonic library to write PE binaries☆11Feb 12, 2024Updated 2 years ago
- Low level access to RISCV processors☆22Oct 3, 2022Updated 3 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- ☆14Jul 16, 2026Updated 3 weeks ago
- Rust crate for numpy NPY files☆33May 3, 2026Updated 3 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- 方便扩展的Cuda算子理解和优化框架，仅用在学习使用☆18Jun 13, 2024Updated 2 years ago
- 🦜 yair - a high-level compiler IR entirely written in Rust☆37Jul 20, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆11Sep 25, 2013Updated 12 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- This repo includes XiangShan's function units☆32Updated this week
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- NOVA Microhypervisor☆11Jun 2, 2026Updated 2 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆31Nov 22, 2019Updated 6 years ago
- A repository that helps to convert the YOLOv8 detection model to OpenVINO format via onnx and make it more optimized with int8 quantizati…☆12Mar 12, 2023Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆21Apr 14, 2026Updated 4 months ago
- Cyberus Technology Resilient Linux☆16Dec 2, 2025Updated 8 months ago
- ☆13Nov 27, 2025Updated 8 months ago