Alternatives and similar repositories for riscv-decode

Users that are interested in riscv-decode are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆111Updated 3 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆67Updated 2 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆91Updated this week
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆38Updated last month
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated last year
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆20Updated last year
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated 5 months ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆21Updated 3 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 4 months ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆70Updated 8 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆125Updated 5 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated this week
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆41Updated 3 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆74Updated last month
• riscv / virtual-memory
  ☆39Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆79Updated 2 months ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• litz-lab / scarab-infra
  A set of tools that automate the execution of scarab simulations
  ☆18Updated this week
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated this week
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆48Updated 2 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆29Updated last year