XS-MLVP / toffee
A framework for building hardware verification platform using software method
☆19Updated 3 weeks ago
Alternatives and similar repositories for toffee
Users that are interested in toffee are comparing it to the libraries listed below
Sorting:
- Pick your favorite language to verify your chip.☆49Updated last week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆35Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- ☆67Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆22Updated 2 years ago
- ☆64Updated 3 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- ☆86Updated 2 weeks ago
- Documentation for XiangShan Design☆26Updated last week
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- ☆20Updated last month
- Build mini linux for your own RISC-V emulator!☆20Updated 8 months ago
- ☆10Updated this week
- ☆66Updated 9 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆20Updated this week
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- ☆27Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆142Updated last week
- The official website of One Student One Chip project.☆10Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated 2 weeks ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- Xiangshan deterministic workloads generator☆18Updated 2 months ago
- 给NEMU移植Linux Kernel!☆17Updated last month
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 4 months ago
- ☆84Updated this week
- ☆18Updated 2 years ago