XS-MLVP / toffee
a framework for building hardware verification platform using software method
☆14Updated this week
Alternatives and similar repositories for toffee:
Users that are interested in toffee are comparing it to the libraries listed below
- Pick your favorite language to verify your chip.☆37Updated 2 weeks ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆27Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- ☆78Updated last month
- ☆57Updated 2 months ago
- ☆49Updated last month
- ☆61Updated 5 months ago
- ☆63Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 2 months ago
- ☆21Updated last year
- ☆20Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 10 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- ☆78Updated 2 weeks ago
- ☆39Updated 2 years ago
- ☆17Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆72Updated last year
- ☆15Updated 2 weeks ago
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆24Updated 3 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆54Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆133Updated 3 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆10Updated 9 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆18Updated 2 years ago
- ☆15Updated 5 months ago