A framework for building hardware verification platform using software method
☆33Dec 24, 2025Updated 2 months ago
Alternatives and similar repositories for toffee
Users that are interested in toffee are comparing it to the libraries listed below
Sorting:
- Pick your favorite language to verify your chip.☆77Jan 30, 2026Updated last month
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Feb 25, 2026Updated last week
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 11 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆19Dec 29, 2014Updated 11 years ago
- Hardware Formal Verification Tool☆88Updated this week
- RTLMeter benchmark suite☆29Feb 24, 2026Updated last week
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated 11 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last month
- ☆15Nov 9, 2022Updated 3 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Automatic solver for plane geometry problems.☆25Feb 5, 2026Updated 3 weeks ago
- ☆14Mar 25, 2023Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- ☆23Jan 30, 2025Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- ☆71Feb 2, 2026Updated last month