A framework for building hardware verification platform using software method
☆33Dec 24, 2025Updated 3 months ago
Alternatives and similar repositories for toffee
Users that are interested in toffee are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pick your favorite language to verify your chip.☆79Jan 30, 2026Updated last month
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Feb 25, 2026Updated 3 weeks ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 9 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated 11 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- ☆13Jan 20, 2023Updated 3 years ago
- A fork of Xiangshan for AI☆37Mar 16, 2026Updated last week
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- ☆67Mar 3, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- Documentation for XiangShan Design☆42Mar 16, 2026Updated last week
- ☆20Dec 29, 2014Updated 11 years ago
- 计算机体系结构基础 第二版 个人答案☆13Jun 10, 2021Updated 4 years ago
- ☆71Feb 2, 2026Updated last month
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- ☆25Dec 4, 2025Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 6 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- ☆38Dec 21, 2025Updated 3 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- ☆19May 1, 2023Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- ☆14Jun 18, 2023Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆19Jan 2, 2026Updated 2 months ago