XS-MLVP / toffee

Related projects ⓘ

Alternatives and complementary repositories for toffee

• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆30Updated 2 weeks ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 8 months ago
• OSCPU / yosys-sta
  ☆42Updated 3 months ago
• ysyx-ta / ysyx-summer-readings
  ☆60Updated 3 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆25Updated 7 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆114Updated 3 weeks ago
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆46Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆52Updated last year
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• OSCPU / chisel-playground
  ☆56Updated 3 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆116Updated this week
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• RV-BOSC / OpenNoC
  ☆61Updated 3 months ago
• Sevenqi7 / NSCSCC-2022
  2022龙芯杯个人赛三等奖作品
  ☆13Updated last year
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆8Updated 7 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆31Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆20Updated last year
• lizhirui / DreamCoreV2
  ☆20Updated last year
• iFuProcessor / iFuCore
  ☆10Updated 3 months ago
• XS-MLVP / env-xs-ov-00-bpu
  香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境
  ☆22Updated 3 weeks ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆15Updated 4 months ago
• OpenXiangShan / XS-Verilog-Library
  ☆36Updated 2 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆68Updated last year
• OSCPU / ysyx-exam
  ☆20Updated 11 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆37Updated last year
• JamesAslan / MicroArchBench
  ☆46Updated 2 weeks ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆43Updated last week
• OSCPU / ysyx-workbench
  ☆118Updated 2 months ago