XS-MLVP / toffee
a framework for building hardware verification platform using software method
☆12Updated last week
Related projects ⓘ
Alternatives and complementary repositories for toffee
- Pick your favorite language to verify your chip.☆31Updated this week
- ☆56Updated 4 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- ☆43Updated 4 months ago
- ☆60Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- ☆76Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆22Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 2 weeks ago
- ☆63Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 8 months ago
- Modern co-simulation framework for RISC-V CPUs☆118Updated this week
- ☆119Updated this week
- ☆62Updated 3 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆16Updated 4 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- ☆16Updated last year
- ☆20Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆8Updated 7 months ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- ☆52Updated last year
- ☆65Updated this week
- ☆119Updated 2 months ago
- ☆10Updated 3 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago