A framework for building hardware verification platform using software method
☆36Apr 19, 2026Updated 2 months ago
Alternatives and similar repositories for toffee
Users that are interested in toffee are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pick your favorite language to verify your chip.☆90Updated this week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆48May 12, 2026Updated last month
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 7 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆14Apr 3, 2025Updated last year
- An advanced circuit-based sat solver☆38Feb 24, 2025Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- ILAng documentation☆10Nov 2, 2025Updated 8 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LLM-Assisted Hardware Formal Verification Tool☆110Jun 28, 2026Updated last week
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- A fork of Xiangshan for AI☆53Updated this week
- ☆75Updated this week
- RTLMeter benchmark suite☆31Jun 24, 2026Updated last week
- LEC - Logic Equivalence Checking - Formal Verification☆49Updated this week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Documentation for XiangShan Design☆50May 7, 2026Updated last month
- ☆20Dec 29, 2014Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 计算机体系结构基础 第二版 个人答案☆13Jun 10, 2021Updated 5 years ago
- ☆71Feb 2, 2026Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- ☆27Dec 4, 2025Updated 7 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 9 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 10 months ago
- ☆42Dec 21, 2025Updated 6 months ago
- ☆19May 1, 2023Updated 3 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 4 months ago
- ☆15Jun 18, 2023Updated 3 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 5 months ago
- ☆14Jan 3, 2018Updated 8 years ago