Alternatives and similar repositories for toffee

Users that are interested in toffee are comparing it to the libraries listed below

• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆68Updated last week
• XS-MLVP / UnityChipForXiangShan
  Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
  ☆42Updated last week
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆31Updated last week
• OSCPU / yosys-sta
  ☆82Updated 5 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆156Updated this week
• OSCPU / chisel-playground
  ☆67Updated 7 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 5 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆52Updated 3 years ago
• OSCPU / ysyxSoC
  ☆86Updated last week
• pkuzjx / EDA-wiki
  EDA wiki
  ☆131Updated 6 months ago
• OpenXiangShan / gsim
  ☆53Updated 2 weeks ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆68Updated last year
• Jpz-sdju / trinity
  ☆27Updated last month
• pku-liang / ksim
  ☆46Updated 8 months ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated last week
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• XS-MLVP / env-xs-ov-00-bpu
  香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境
  ☆29Updated 11 months ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆57Updated 3 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆208Updated 3 months ago
• openhwgroup / cv-hpdcache-verif
  Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
  ☆16Updated 7 months ago
• Ghonimo / Formal-Verification-With-VC-Formal--Tutorials-and-Examples
  This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…
  ☆37Updated last year
• sequencer / arithmetic
  ☆33Updated 6 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆19Updated 4 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆210Updated last month
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆155Updated 10 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated this week
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• OpenXiangShan / GEM5
  ☆101Updated this week