Xiangshan deterministic workloads generator
☆29Oct 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for Deterload
Users that are interested in Deterload are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- Embedded Development Framework for ECOS SoC Chip.☆18Updated this week
- The User Guide of XiangShan.☆22Oct 20, 2026Updated last week
- RISC-V AIA in Chisel☆14Oct 12, 2026Updated 2 weeks ago
- ☆15Jul 28, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Loongarch Emulator☆20Mar 14, 2025Updated last year
- ☆15Apr 28, 2026Updated 6 months ago
- A Customized ASIC framework for Retro Stuff☆37Updated this week
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated 2 years ago
- Generate Linux Perf event tables for Apple Silicon☆20Dec 16, 2025Updated 10 months ago
- ☆168Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆30Jan 2, 2025Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆15May 26, 2021Updated 5 years ago
- Tiny simple things inside the kernel☆31Jun 12, 2025Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago
- Craft your EDA toolchain with GRH IR☆21Updated this week
- ☆17Mar 26, 2025Updated last year
- ☆85Oct 29, 2024Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- ☆13Oct 18, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆681Aug 13, 2024Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- ☆28Dec 4, 2025Updated 10 months ago
- CPU micro benchmarks☆89Updated this week
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 10 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 4 years ago
- Learning about PCI-e☆22Jun 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis Using LuaJIT☆26Updated this week
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- ☆90Oct 23, 2026Updated last week
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Documentation for XiangShan Design☆54Updated this week