Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
☆26Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for sphinx-verilog-domain
Users that are interested in sphinx-verilog-domain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- APB Logic☆24Feb 24, 2026Updated last month
- ☆40Jun 13, 2015Updated 10 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Reflection API for SystemVerilog☆15Mar 30, 2026Updated 2 weeks ago
- ☆13Aug 22, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- ☆28Sep 3, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 10 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- ☆15May 10, 2019Updated 6 years ago
- ☆27Mar 17, 2026Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Scripts for XiangShan☆17Apr 11, 2026Updated last week
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- GitLab runner for HPC systems using ENROOT and SLURM☆33Sep 28, 2023Updated 2 years ago
- An Emacs minor mode that highlights current word in all visible buffers☆13Jan 7, 2024Updated 2 years ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆25Feb 25, 2026Updated last month
- ☆15Mar 9, 2026Updated last month
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 4 years ago
- ☆43May 26, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Constrained RAndom Verification Enviroment (CRAVE)☆19Nov 23, 2023Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 5 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- Python library for the SDS011 Air Quality Sensor☆12Dec 16, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆38Mar 23, 2026Updated 3 weeks ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 14 years ago