Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
☆27Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for sphinx-verilog-domain
Users that are interested in sphinx-verilog-domain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- ☆40Jun 13, 2015Updated 11 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- APB Logic☆29Sep 24, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- A CSV file parser, written in SystemVerilog☆26Jul 13, 2016Updated 10 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Scripts for XiangShan☆18Updated this week
- ☆28Mar 17, 2026Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆54Jan 13, 2021Updated 5 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Jun 29, 2026Updated 4 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated 2 years ago
- Sphinx extension for embedding KiCAD board views created with PcbDraw☆12Jun 27, 2021Updated 5 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- ☆16Oct 5, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- ☆11May 27, 2019Updated 7 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆48Updated this week
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- SystemC Common Practices (SCP)☆41Feb 27, 2026Updated 8 months ago
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated 2 months ago