Alternatives and similar repositories for XiangShan-Design-Doc

Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below

• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 7 months ago
• OpenXiangShan / gsim
  ☆63Updated last month
• OSCPU / yosys-sta
  ☆86Updated 3 weeks ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆74Updated 3 weeks ago
• OSCPU / chisel-playground
  ☆68Updated 9 months ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• OSCPU / ysyxSoC
  ☆89Updated 2 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆53Updated 3 years ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆22Updated 6 months ago
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆159Updated this week
• CmdBlockZQG / rvcore-mini-linux
  Build mini linux for your own RISC-V emulator!
  ☆24Updated last year
• XS-MLVP / UnityChipForXiangShan
  Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
  ☆45Updated 2 weeks ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆188Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆50Updated 2 months ago
• puckbee / moli
  ☆34Updated 4 months ago
• OpenXiangShan / GEM5
  ☆113Updated this week
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• isnthzy / lightsss-chiplab
  本项目已被合并至官方Chiplab中
  ☆13Updated 10 months ago
• Jpz-sdju / trinity
  ☆32Updated 4 months ago
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆21Updated 3 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆23Updated 9 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆215Updated 2 weeks ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆82Updated 2 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆69Updated last year
• OpenXiangShan / XS-Verilog-Library
  ☆46Updated 3 years ago
• Kumonda221-CrO3 / gitlab-runner-vivado
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Updated 3 years ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆95Updated 3 weeks ago
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆30Updated last month
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last week