OpenXiangShan / XiangShan-Design-DocLinks
Documentation for XiangShan Design
☆37Updated 2 months ago
Alternatives and similar repositories for XiangShan-Design-Doc
Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below
Sorting:
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 8 months ago
- ☆87Updated last month
- ☆64Updated 2 months ago
- ☆67Updated last year
- Pick your favorite language to verify your chip.☆74Updated this week
- ☆91Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆192Updated last year
- ☆68Updated 10 months ago
- Modern co-simulation framework for RISC-V CPUs☆165Updated this week
- ☆36Updated 5 months ago
- ☆117Updated this week
- Xiangshan deterministic workloads generator☆24Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- ☆22Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆217Updated last month
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Updated last month
- 本项目已被合并至官方Chiplab中☆13Updated 11 months ago
- ☆20Updated last year
- A framework for building hardware verification platform using software method☆30Updated 3 weeks ago
- ☆19Updated 2 years ago
- Unit tests generator for RVV 1.0☆98Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last month
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆29Updated last year
- A fork of Xiangshan for AI☆35Updated this week
- A Study of the SiFive Inclusive L2 Cache☆69Updated last year
- Run rocket-chip on FPGA☆76Updated last month