OpenXiangShan / XiangShan-Design-DocLinks
Documentation for XiangShan Design
☆35Updated last week
Alternatives and similar repositories for XiangShan-Design-Doc
Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below
Sorting:
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- ☆58Updated 2 weeks ago
- ☆67Updated last year
- ☆83Updated 6 months ago
- Pick your favorite language to verify your chip.☆70Updated last week
- ☆67Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- ☆87Updated 3 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- ☆22Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆12Updated 9 months ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- ☆104Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 9 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆43Updated 2 weeks ago
- ☆32Updated 3 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 8 months ago
- ☆20Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- Unit tests generator for RVV 1.0☆92Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 7 months ago
- A fork of Xiangshan for AI☆30Updated last week