Documentation for XiangShan Design
☆50Jul 12, 2026Updated last month
Alternatives and similar repositories for XiangShan-Design-Doc
Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The User Guide of XiangShan.☆21Jun 1, 2026Updated 2 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆50May 12, 2026Updated 3 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- Open-source non-blocking L2 cache☆65Updated this week
- The Unified TileLink Memory Subsystem Tester for XiangShan☆15Jul 25, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- ☆17Updated this week
- A fork of Xiangshan for AI☆56Updated this week
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated last year
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- A framework for building hardware verification platform using software method☆39Apr 19, 2026Updated 3 months ago
- ☆17Mar 26, 2025Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jul 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Documentation for XiangShan☆444Updated this week
- RISC-V architecture concurrency model litmus tests☆109May 20, 2026Updated 2 months ago
- ☆79Updated this week
- Craft your EDA toolchain with GRH IR☆19Updated this week
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 8 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Updated this week
- ☆18Apr 17, 2026Updated 3 months ago
- This repo includes XiangShan's function units☆32Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Pick your favorite language to verify your chip.☆94Aug 6, 2026Updated last week
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 weeks ago
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆17Aug 7, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 5 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- MCP server to read waveform files☆45Aug 1, 2026Updated last week
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- Check your Claude/Codex/Gemini, and learn how much money you save☆18Updated this week
- 替代spec官方的runspec脚本，可以运行在spec的命令前加上前缀命令，用于收集各种信息☆15Jul 31, 2026Updated 2 weeks ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大 学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆44Updated this week
- Microarchitecture diagrams of several CPUs☆53Updated this week