Documentation for XiangShan Design
☆42Feb 3, 2026Updated last month
Alternatives and similar repositories for XiangShan-Design-Doc
Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below
Sorting:
- ☆15Updated this week
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last month
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Feb 25, 2026Updated last week
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆36Jul 22, 2025Updated 7 months ago
- ☆67Feb 26, 2026Updated last week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆129Updated this week
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- Open-source non-blocking L2 cache☆54Updated this week
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- jyy os enhanced☆13Jul 10, 2025Updated 7 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 3 weeks ago
- ☆17Mar 26, 2025Updated 11 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- ☆35Aug 22, 2023Updated 2 years ago
- ☆78Oct 29, 2024Updated last year
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- ☆22Apr 16, 2023Updated 2 years ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆71Feb 2, 2026Updated last month
- Loongarch Emulator☆19Mar 14, 2025Updated 11 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated 2 weeks ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- A fork of Xiangshan for AI☆36Updated this week
- ☆25Dec 4, 2025Updated 3 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆336May 5, 2024Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year