Documentation for XiangShan Design
☆49May 7, 2026Updated 2 weeks ago
Alternatives and similar repositories for XiangShan-Design-Doc
Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- ☆17Updated this week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆48May 12, 2026Updated last week
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated 11 months ago
- Xiangshan deterministic workloads generator☆27May 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 4 months ago
- This repo includes XiangShan's function units☆30May 1, 2026Updated 3 weeks ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- ☆38Jul 22, 2025Updated 10 months ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last month
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆24Sep 14, 2024Updated last year
- The Unified TileLink Memory Subsystem Tester for XiangShan☆14Updated this week
- ☆141May 18, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆71May 11, 2026Updated 2 weeks ago
- Open-source non-blocking L2 cache☆60Updated this week
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- jyy os enhanced☆13Jul 10, 2025Updated 10 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆32Feb 10, 2026Updated 3 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆71Feb 2, 2026Updated 3 months ago
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- ☆25Dec 4, 2025Updated 5 months ago
- ☆35Aug 22, 2023Updated 2 years ago
- Documentation for XiangShan☆436Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆641Aug 13, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆223May 13, 2026Updated last week
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35May 13, 2026Updated last week
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated 11 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71Updated this week
- A Study of the SiFive Inclusive L2 Cache☆70Dec 27, 2023Updated 2 years ago