OpenXiangShan / XiangShan-Design-DocLinks
Documentation for XiangShan Design
☆42Updated last week
Alternatives and similar repositories for XiangShan-Design-Doc
Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below
Sorting:
- ☆66Updated last year
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- ☆71Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- Pick your favorite language to verify your chip.☆77Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆90Updated 3 months ago
- ☆65Updated last month
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- ☆125Updated this week
- ☆22Updated 2 years ago
- ☆92Updated 4 months ago
- ☆36Updated 6 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Updated last year
- 本项目已被合并至官方Chiplab中☆13Updated last year
- A fork of Xiangshan for AI☆36Updated this week
- ☆32Updated 6 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- Unit tests generator for RVV 1.0☆102Updated 3 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- 给NEMU移植Linux Kernel!☆22Updated 8 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 11 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Updated 11 months ago
- ☆21Updated 8 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago