OpenXiangShan / XiangShan-Design-DocLinks
Documentation for XiangShan Design
☆27Updated 3 weeks ago
Alternatives and similar repositories for XiangShan-Design-Doc
Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below
Sorting:
- Pick your favorite language to verify your chip.☆50Updated last week
- ☆66Updated 10 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- ☆68Updated 4 months ago
- ☆72Updated 2 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆35Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆15Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 9 months ago
- A framework for building hardware verification platform using software method☆20Updated 3 weeks ago
- ☆18Updated 2 years ago
- ☆24Updated 2 months ago
- ☆31Updated last week
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆17Updated 9 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆86Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- ☆86Updated this week
- Xiangshan deterministic workloads generator☆19Updated last month
- 给NEMU移植Linux Kernel!☆18Updated 3 weeks ago
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆29Updated 8 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- data preprocessing scripts for gem5 output☆18Updated last month
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last week