Alternatives and similar repositories for XiangShan-Design-Doc

Users that are interested in XiangShan-Design-Doc are comparing it to the libraries listed below

• OSCPU / yosys-sta
  ☆86Updated this week
• OpenXiangShan / gsim
  ☆62Updated last month
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• OSCPU / chisel-playground
  ☆68Updated 9 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 7 months ago
• OSCPU / ysyxSoC
  ☆89Updated last month
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆72Updated this week
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆53Updated 3 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆186Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆159Updated last week
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆22Updated 6 months ago
• OpenXiangShan / GEM5
  ☆111Updated last week
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• puckbee / moli
  ☆33Updated 3 months ago
• CmdBlockZQG / rvcore-mini-linux
  Build mini linux for your own RISC-V emulator!
  ☆24Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆82Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated last month
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆214Updated 5 months ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆94Updated last month
• Jpz-sdju / trinity
  ☆31Updated 3 months ago
• iFuProcessor / iFuCore
  ☆20Updated last year
• isnthzy / lightsss-chiplab
  本项目已被合并至官方Chiplab中
  ☆12Updated 10 months ago
• XS-MLVP / UnityChipForXiangShan
  Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
  ☆45Updated 2 weeks ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆70Updated last year
• OpenXiangShan / XS-Verilog-Library
  ☆45Updated 3 years ago
• Tanggling / BOOMCore
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆17Updated last year
• loongson-community / open-la500
  Mirror of https://gitee.com/loongson-edu/open-la500.git
  ☆18Updated 10 months ago
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆19Updated 5 months ago
• CherrySprings / CherrySprings
  ☆18Updated 2 years ago