cassuto / nano-cpu32kLinks
Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
☆55Updated 10 months ago
Alternatives and similar repositories for nano-cpu32k
Users that are interested in nano-cpu32k are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆22Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆29Updated 4 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- HYF's high quality verilog codes☆13Updated 6 months ago
- Platform Level Interrupt Controller☆41Updated last year
- ☆64Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- ☆24Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- A Verilog implementation of a processor cache.☆26Updated 7 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- ☆86Updated last month
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆16Updated 3 months ago
- ☆59Updated 4 years ago
- ☆68Updated 4 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago