Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
☆56Aug 14, 2024Updated 2 years ago
Alternatives and similar repositories for nano-cpu32k
Users that are interested in nano-cpu32k are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆31Aug 8, 2020Updated 6 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- ☆15Jul 16, 2026Updated 2 months ago
- A Verilog implementation of a processor cache.☆41Dec 29, 2017Updated 8 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 23, 2025Updated 11 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last week
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆20Aug 6, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆20May 1, 2023Updated 3 years ago
- ☆44Jul 28, 2025Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆15Dec 4, 2025Updated 9 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Aug 9, 2026Updated last month
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated last week
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆16Dec 29, 2016Updated 9 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Sep 16, 2026Updated last week
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆16Nov 23, 2018Updated 7 years ago
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆25Nov 20, 2019Updated 6 years ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆79Apr 23, 2023Updated 3 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago