cassuto / nano-cpu32k
Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
☆54Updated 8 months ago
Alternatives and similar repositories for nano-cpu32k:
Users that are interested in nano-cpu32k are comparing it to the libraries listed below
- ☆18Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- Advanced Architecture Labs with CVA6☆59Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- ☆22Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆27Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 4 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated last month
- ☆46Updated 6 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- HYF's high quality verilog codes☆12Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆39Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆27Updated 7 months ago
- ☆32Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆64Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆64Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- Two Level Cache Controller implementation in Verilog HDL☆43Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago