cassuto / nano-cpu32kLinks
Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
☆55Updated last year
Alternatives and similar repositories for nano-cpu32k
Users that are interested in nano-cpu32k are comparing it to the libraries listed below
Sorting:
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆29Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆56Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- ☆30Updated last month
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- ☆64Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- ☆18Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 7 months ago
- HYF's high quality verilog codes☆15Updated 10 months ago
- Platform Level Interrupt Controller☆43Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ☆67Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 9 years ago