cassuto / nano-cpu32k
Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
☆51Updated 6 months ago
Alternatives and similar repositories for nano-cpu32k:
Users that are interested in nano-cpu32k are comparing it to the libraries listed below
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- ☆22Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ☆17Updated last year
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- ☆41Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- Advanced Architecture Labs with CVA6☆54Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- ☆25Updated 4 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- ☆53Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- ☆31Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- ☆63Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- An almost empty chisel project as a starting point for hardware design☆30Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago