cassuto / nano-cpu32k
Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
☆44Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for nano-cpu32k
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- ☆25Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- ☆37Updated 5 years ago
- A Verilog implementation of a processor cache.☆19Updated 6 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆13Updated 3 weeks ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- ☆31Updated last year
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- Basic floating-point components for RISC-V processors☆9Updated 7 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- ☆9Updated 4 years ago
- Simple single-port AXI memory interface☆36Updated 5 months ago
- ☆16Updated 2 years ago
- ☆26Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago