Pick your favorite language to verify your chip.
☆86Apr 23, 2026Updated last week
Alternatives and similar repositories for picker
Users that are interested in picker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆48Apr 3, 2026Updated 3 weeks ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 5 months ago
- ☆70Updated this week
- ☆14Apr 1, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆31Oct 20, 2024Updated last year
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 2 months ago
- Xiangshan deterministic workloads generator☆26May 14, 2025Updated 11 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 11 months ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆17Updated this week
- ☆19Jan 2, 2026Updated 4 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 4 months ago
- 计算机体系结构基础 第二版 个人答案☆13Jun 10, 2021Updated 4 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Updated this week
- ☆102Mar 5, 2026Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- ☆42Mar 31, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- This repo includes XiangShan's function units☆30Apr 15, 2026Updated 2 weeks ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆59Apr 24, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆13Apr 23, 2026Updated last week
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆82Oct 29, 2024Updated last year
- ☆64Dec 4, 2022Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆209Oct 14, 2024Updated last year