XS-MLVP / picker
Pick your favorite language to verify your chip.
☆30Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for picker
- a framework for building hardware verification platform using software method☆11Updated this week
- ☆61Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- ☆56Updated 3 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- ☆63Updated 2 years ago
- ☆20Updated last year
- ☆76Updated 2 months ago
- ☆41Updated 3 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆15Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆116Updated this week
- ☆36Updated 2 years ago
- ☆17Updated last year
- ☆59Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆114Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- ☆118Updated this week
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated last year
- Pure digital components of a UCIe controller☆47Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆20Updated 8 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- ☆66Updated this week
- Unit tests generator for RVV 1.0☆59Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆105Updated last week
- eyeriss-chisel3☆38Updated 2 years ago
- ☆31Updated last month