Pick your favorite language to verify your chip.
☆94Sep 17, 2026Updated this week
Alternatives and similar repositories for picker
Users that are interested in picker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆50May 12, 2026Updated 4 months ago
- UnityChip Verification AI-Agent☆226Updated this week
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 9 months ago
- ☆82Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Jun 15, 2026Updated 3 months ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- ☆23Mar 12, 2026Updated 6 months ago
- Xiangshan deterministic workloads generator☆28Aug 29, 2026Updated 3 weeks ago
- Documentation for XiangShan Design☆51Sep 3, 2026Updated 2 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Jul 27, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆15Apr 28, 2026Updated 4 months ago
- ☆36Mar 31, 2025Updated last year
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆33Oct 20, 2024Updated last year
- Digital logic benchmark suite☆87Sep 10, 2026Updated last week
- ☆45Sep 2, 2026Updated 2 weeks ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 2 weeks ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆33Jul 24, 2025Updated last year
- The User Guide of XiangShan.☆22Sep 1, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- host memory buffer feature based on OpenFabrics NVMe Windows driver☆15Dec 8, 2017Updated 8 years ago
- ☆30Jan 30, 2025Updated last year
- Craft your EDA toolchain with GRH IR☆19Updated this week
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆21Jan 17, 2026Updated 8 months ago
- ☆17Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- Converting Markdown to Reveal.js Sildes☆12Jan 6, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆52Mar 3, 2024Updated 2 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆13Apr 3, 2025Updated last year
- ☆15Jul 18, 2026Updated 2 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year