Open source high performance IEEE-754 floating unit
☆96Feb 26, 2024Updated 2 years ago
Alternatives and similar repositories for fudian
Users that are interested in fudian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance non-blocking cache☆98Apr 16, 2026Updated last month
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆21Jun 2, 2026Updated last week
- ☆382Sep 12, 2025Updated 9 months ago
- ☆17Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repo includes XiangShan's function units☆30Updated this week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Open-source non-blocking L2 cache☆62Updated this week
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 5 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 7 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 4 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆72Updated this week
- ☆18Jul 9, 2025Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 2 weeks ago
- ☆36Mar 20, 2025Updated last year
- ☆49May 11, 2022Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆147Apr 23, 2026Updated last month
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆91May 29, 2026Updated 2 weeks ago
- ☆14May 22, 2026Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 2 months ago
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last week
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆41Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Modern co-simulation framework for RISC-V CPUs☆178Updated this week