OpenXiangShan / fudian
Open source high performance IEEE-754 floating unit
☆67Updated last year
Alternatives and similar repositories for fudian:
Users that are interested in fudian are comparing it to the libraries listed below
- Open-source high-performance non-blocking cache☆78Updated this week
- chipyard in mill :P☆77Updated last year
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆137Updated 2 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- ☆82Updated last month
- Provides various testers for chisel users☆100Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Open-source non-blocking L2 cache☆37Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- Unit tests generator for RVV 1.0☆79Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆72Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆87Updated last month
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 9 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- XiangShan Frontend Develop Environment☆54Updated 3 weeks ago
- Pure digital components of a UCIe controller☆56Updated this week
- ☆32Updated last month
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- ☆63Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆186Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated last week
- ☆78Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago