OpenXiangShan / fudianLinks
Open source high performance IEEE-754 floating unit
☆85Updated last year
Alternatives and similar repositories for fudian
Users that are interested in fudian are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆90Updated last month
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Open-source non-blocking L2 cache☆50Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- chipyard in mill :P☆77Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆80Updated last week
- Verilog Configurable Cache☆184Updated 2 weeks ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Unit tests generator for RVV 1.0☆92Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago