Open source high performance IEEE-754 floating unit
☆90Feb 26, 2024Updated 2 years ago
Alternatives and similar repositories for fudian
Users that are interested in fudian are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- ☆15Updated this week
- Open-source non-blocking L2 cache☆54Updated this week
- ☆368Sep 12, 2025Updated 5 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated last week
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆12Dec 16, 2025Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Equivalence checking with Yosys☆58Updated this week
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆87Jan 30, 2026Updated last month
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 26, 2026Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- ☆18Jul 9, 2025Updated 7 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- ☆33Mar 20, 2025Updated 11 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- ☆47May 11, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆20Updated this week
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- Run wavedrom in typst☆18Apr 9, 2025Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- ☆52Jan 16, 2025Updated last year
- ☆58Feb 18, 2019Updated 7 years ago