Open source high performance IEEE-754 floating unit
☆100Feb 26, 2024Updated 2 years ago
Alternatives and similar repositories for fudian
Users that are interested in fudian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance non-blocking cache☆101Jun 17, 2026Updated 3 months ago
- ☆393Aug 19, 2026Updated last month
- ☆17Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 9 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 11, 2026Updated last week
- This repo includes XiangShan's function units☆33Sep 16, 2026Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 10 months ago
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated last week
- ☆91Aug 14, 2026Updated last month
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆15Jul 18, 2026Updated 2 months ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 9 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆37Mar 20, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆639Sep 14, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated 3 weeks ago
- Equivalence checking with Yosys☆64Sep 16, 2026Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 5 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 3 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆35Nov 6, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆84Jun 1, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jul 9, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- ☆50May 11, 2022Updated 4 years ago
- ☆40Mar 6, 2026Updated 6 months ago
- Modern co-simulation framework for RISC-V CPUs☆184Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago