out-of-order55 / SRT-DividerView external linksLinks
简单的未优化的SRT除法器
☆12Jun 16, 2024Updated last year
Alternatives and similar repositories for SRT-Divider
Users that are interested in SRT-Divider are comparing it to the libraries listed below
Sorting:
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- Open IP in Hardware Description Language.☆29Sep 4, 2023Updated 2 years ago
- This repo includes XiangShan's function units☆31Updated this week
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 7 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Video Stream Scaler☆40Jul 17, 2014Updated 11 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- A simple USB microphone with ADC oversampling using the STM32F407 MCU and MAX9814 microphone module☆10May 13, 2022Updated 3 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 3 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆13May 27, 2024Updated last year
- ☆12Sep 12, 2025Updated 5 months ago
- Integer FFT(Fast Fourier Transform) in Python☆13Nov 14, 2023Updated 2 years ago
- Translates the DSD/DSF file into WAV file written in C for learning,☆11Feb 21, 2019Updated 6 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- LaTeX template of NCKU Thesis☆11Nov 24, 2014Updated 11 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 9, 2026Updated last week
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Linux development repository for socfpga☆14Jan 12, 2026Updated last month
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 8 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- This software pack enables developers to develop and deploy neural networks on MCU-based systems for building smart sensing applications.…☆16Jul 30, 2024Updated last year
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 5 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 2 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆19Feb 10, 2026Updated last week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago