out-of-order55 / SRT-DividerLinks
简单的未优化的SRT除法器
☆11Updated last year
Alternatives and similar repositories for SRT-Divider
Users that are interested in SRT-Divider are comparing it to the libraries listed below
Sorting:
- ☆37Updated 6 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- ☆56Updated 6 years ago
- ☆64Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- HYF's high quality verilog codes☆16Updated 10 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- eyeriss-chisel3☆41Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 10 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆178Updated 2 months ago
- ☆44Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- ☆41Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆138Updated 5 months ago
- AXI Interconnect☆54Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- ☆10Updated 5 years ago
- ☆20Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago