OpenXiangShan / xs-envLinks
XiangShan Frontend Develop Environment
☆64Updated this week
Alternatives and similar repositories for xs-env
Users that are interested in xs-env are comparing it to the libraries listed below
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆148Updated last week
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- Run rocket-chip on FPGA☆70Updated 9 months ago
- ☆97Updated this week
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- ☆67Updated 6 months ago
- ☆86Updated last week
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- ☆78Updated 4 months ago
- ☆64Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆18Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- RiVEC Bencmark Suite☆120Updated 8 months ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- ☆36Updated 6 years ago
- Chisel examples and code snippets☆257Updated 3 years ago