OpenXiangShan / xs-envLinks
XiangShan Frontend Develop Environment
☆59Updated this week
Alternatives and similar repositories for xs-env
Users that are interested in xs-env are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆83Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆146Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Open source high performance IEEE-754 floating unit☆75Updated last year
- ☆86Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- ☆68Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- ☆72Updated 2 months ago
- Unit tests generator for RVV 1.0☆88Updated last month
- ☆86Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆95Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- This repo includes XiangShan's function units☆26Updated 2 weeks ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Pick your favorite language to verify your chip.☆50Updated last week
- ☆64Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- The multi-core cluster of a PULP system.☆101Updated this week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago