XiangShan Frontend Develop Environment
☆69Mar 3, 2026Updated this week
Alternatives and similar repositories for xs-env
Users that are interested in xs-env are comparing it to the libraries listed below
Sorting:
- ☆129Updated this week
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Documentation for XiangShan☆433Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆312Updated this week
- ☆15Updated this week
- Open-source non-blocking L2 cache☆54Updated this week
- Scripts for XiangShan☆17Updated this week
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆71Feb 2, 2026Updated last month
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- Native Linux KVM tool☆12Feb 4, 2026Updated last month
- Testing processors with Random Instruction Generation☆55Jan 13, 2026Updated last month
- Low level access to BCM2837 SoC on Raspberry Pi 3 Model B/B+☆14Feb 23, 2021Updated 5 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Feb 24, 2026Updated last week
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- ☆169Jul 16, 2021Updated 4 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆30Oct 20, 2024Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Oct 9, 2025Updated 4 months ago
- ☆165Feb 22, 2026Updated last week
- ☆10Apr 4, 2025Updated 11 months ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Mar 13, 2022Updated 3 years ago
- ☆14Jul 23, 2025Updated 7 months ago
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago