OpenXiangShan / xs-env
XiangShan Frontend Develop Environment
☆55Updated last week
Alternatives and similar repositories for xs-env:
Users that are interested in xs-env are comparing it to the libraries listed below
- Open-source high-performance non-blocking cache☆78Updated this week
- Modern co-simulation framework for RISC-V CPUs☆140Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- Unit tests generator for RVV 1.0☆79Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆88Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆189Updated 2 weeks ago
- ☆74Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆133Updated last month
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆140Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Comment on the rocket-chip source code☆177Updated 6 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- ☆131Updated last month
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆156Updated this week
- chipyard in mill :P☆77Updated last year
- RISC-V Torture Test☆186Updated 8 months ago
- Pure digital components of a UCIe controller☆57Updated last week
- RiVEC Bencmark Suite☆113Updated 4 months ago
- Modeling Architectural Platform☆180Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- ☆63Updated last month