XiangShan Frontend Develop Environment
☆71Apr 30, 2026Updated this week
Alternatives and similar repositories for xs-env
Users that are interested in xs-env are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo includes XiangShan's function units☆30Apr 15, 2026Updated 3 weeks ago
- ☆141Updated this week
- Documentation for XiangShan☆435Apr 29, 2026Updated last week
- Scripts for XiangShan☆17Updated this week
- Open-source high-performance non-blocking cache☆95Apr 16, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- ☆17Updated this week
- Open-source non-blocking L2 cache☆60Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆328Updated this week
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 3 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Native Linux KVM tool☆14Feb 4, 2026Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆31Oct 20, 2024Updated last year
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- ☆71Feb 2, 2026Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,430Jun 28, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,996Updated this week
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- ☆21Feb 6, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆29Jul 24, 2025Updated 9 months ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 5 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Apr 6, 2026Updated 3 weeks ago
- simple RISC-V 64bit emulator, which can boot linux kernel.☆12Oct 16, 2023Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 5 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆24Jul 17, 2020Updated 5 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 7 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documentation for XiangShan Design☆49Updated this week
- ☆22Apr 16, 2023Updated 3 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- ☆170Apr 28, 2026Updated last week
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- Testing processors with Random Instruction Generation☆58Jan 13, 2026Updated 3 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆81Mar 27, 2026Updated last month