OpenXiangShan / xs-envLinks
XiangShan Frontend Develop Environment
☆57Updated last week
Alternatives and similar repositories for xs-env
Users that are interested in xs-env are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆82Updated last week
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- Open source high performance IEEE-754 floating unit☆72Updated last year
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ☆86Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- ☆67Updated 3 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Pure digital components of a UCIe controller☆63Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- ☆35Updated last week
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆86Updated 3 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- The multi-core cluster of a PULP system.☆97Updated last week
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year