XiangShan Frontend Develop Environment
☆74Oct 30, 2026Updated this week
Alternatives and similar repositories for xs-env
Users that are interested in xs-env are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scripts for XiangShan☆18Updated this week
- This repo includes XiangShan's function units☆35Updated this week
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- Documentation for XiangShan☆448Updated this week
- ☆168Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆353Updated this week
- ☆17Oct 26, 2026Updated last week
- Open-source non-blocking L2 cache☆65Oct 26, 2026Updated last week
- ☆86Jun 1, 2022Updated 4 years ago
- RISC-V AIA in Chisel☆14Oct 12, 2026Updated 3 weeks ago
- Documentation for XiangShan Design☆54Oct 26, 2026Updated last week
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆33Oct 20, 2024Updated 2 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- ☆21Feb 6, 2020Updated 6 years ago
- ☆73Oct 23, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,359Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆82Aug 27, 2026Updated 2 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆47Nov 24, 2025Updated 11 months ago
- ☆54Jan 9, 2026Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Xiangshan deterministic workloads generator☆30Oct 14, 2026Updated 2 weeks ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 3 years ago
- ☆10Aug 1, 2025Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- ☆22Dec 29, 2014Updated 11 years ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- Native Linux KVM tool☆16Aug 13, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An RTL generator for a last-level shared inclusive TileLink cache controller☆27Aug 8, 2026Updated 2 months ago
- Linux kernel source tree☆14Jul 7, 2026Updated 3 months ago
- RISC-V SoC designed by students in UCAS☆1,561Oct 27, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆321Oct 17, 2023Updated 3 years ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆51May 12, 2026Updated 5 months ago
- The User Guide of XiangShan.☆22Oct 20, 2026Updated 2 weeks ago