A collection of notes related to RISC-V before they are processed and digested
☆18Dec 19, 2017Updated 8 years ago
Alternatives and similar repositories for riscv-notes
Users that are interested in riscv-notes are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Some notes on RISC-V☆37Jul 9, 2017Updated 8 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Open-source non-blocking L2 cache☆54Updated this week
- ☆25Dec 5, 2024Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Memory System Microbenchmarks☆65Feb 9, 2023Updated 3 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 7 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last week
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Webextension experiment proposing 'printservice' Javascript API☆10Jul 25, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- SPU - Emacs Silent Package Upgrader☆25Dec 14, 2016Updated 9 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Kendryte K210 SBI support using RustSBI, provides privileged spec 1.12 environment by emulating it using 1.9.1☆37Feb 18, 2024Updated 2 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- Quick talk+demo+live coding for Manila JavaScript meetup #5☆29Apr 15, 2017Updated 8 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- ☆42Feb 3, 2026Updated last month
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- ☆87Jan 30, 2026Updated last month