A collection of notes related to RISC-V before they are processed and digested
☆18Dec 19, 2017Updated 8 years ago
Alternatives and similar repositories for riscv-notes
Users that are interested in riscv-notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- ☆11Jan 21, 2019Updated 7 years ago
- Some notes on RISC-V☆37Jul 9, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- Fork of Verilator with prebuilt Ubuntu binaries (https://www.veripool.org/wiki/verilator)☆24Jun 28, 2022Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- ☆18Jul 9, 2025Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Backtrace support for Rust `no_std` and embedded programs.☆48May 7, 2023Updated 3 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- ☆12May 20, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Open-source non-blocking L2 cache☆65Updated this week
- Memory System Microbenchmarks☆65Feb 9, 2023Updated 3 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- Pre-built ROCm-GDB and GPU Debug SDK binaries☆16Mar 21, 2019Updated 7 years ago
- Video Codec Unit (VCU) Linux out-of-tree modules for Yocto.☆14Jun 14, 2026Updated last month
- 《关于浮点运算：作为程序员都应该了解什么？》☆28Apr 17, 2018Updated 8 years ago
- ☆27Sep 3, 2020Updated 5 years ago
- Repo for Source files of Avent miroZed Carrier Boards☆12Jan 9, 2025Updated last year
- Eurobot 2019 robot's firmware☆11Jul 23, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Redis is an in-memory database that persists on disk. The data model is key-value, but many different kind of values are supported: Strin…☆12Dec 26, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- My Work from The Elements of Computing Systems: Building a Modern Computer from First Principles☆17May 24, 2015Updated 11 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- A linker script generator for SiFive's Freedom platform☆32Nov 15, 2021Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago