☆141May 18, 2026Updated last week
Alternatives and similar repositories for GEM5
Users that are interested in GEM5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xiangshan deterministic workloads generator☆27May 14, 2025Updated last year
- XiangShan Frontend Develop Environment☆71Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆641Aug 13, 2024Updated last year
- Open-source non-blocking L2 cache☆60Updated this week
- ☆82Oct 29, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Apr 28, 2026Updated 3 weeks ago
- Documentation for XiangShan☆436May 16, 2026Updated last week
- Open-source high-performance non-blocking cache☆96Apr 16, 2026Updated last month
- Super fast RISC-V ISA emulator for XiangShan processor☆328Updated this week
- ☆13Aug 8, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- ☆64Dec 4, 2022Updated 3 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆17Updated this week
- Documentation for XiangShan Design☆49May 7, 2026Updated 2 weeks ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆22Nov 3, 2025Updated 6 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 4 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 体系结构研讨 + ysyx高阶大纲 (WIP☆213Oct 14, 2024Updated last year
- ☆21Feb 6, 2020Updated 6 years ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆720May 2, 2026Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆175May 16, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 2 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆23Jul 20, 2023Updated 2 years ago
- ☆37Jun 4, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆12Sep 18, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆20May 16, 2026Updated last week
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆84Sep 8, 2025Updated 8 months ago
- ☆71May 11, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated 2 weeks ago