Alternatives and similar repositories for GEM5:

Users that are interested in GEM5 are comparing it to the libraries listed below

• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆54Updated last year
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆41Updated 3 years ago
• RV-BOSC / OpenNoC
  ☆76Updated this week
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆16Updated last week
• cry-daniel / Computer-Architecture-Learning
  ☆58Updated 2 years ago
• JamesAslan / MicroArchBench
  ☆64Updated 2 months ago
• Shuiliusheng / gem5_riscv_ckpt
  small and independent checkpoint
  ☆11Updated last year
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆72Updated 4 months ago
• OSCPU / ysyxSoC
  ☆78Updated 3 weeks ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated 6 months ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆108Updated last month
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆62Updated last week
• RoyanTuscano / -TAGE-based-Predictor-Verilog-Code
  Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
  ☆17Updated 6 years ago
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆65Updated 4 years ago
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆72Updated 8 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 7 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• OSCPU / chisel-playground
  ☆57Updated last month
• dhschall / gem5-fdp
  Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5
  ☆15Updated last week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆128Updated this week
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆24Updated this week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆131Updated 3 months ago
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆120Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆88Updated 11 months ago
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆26Updated 2 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆27Updated 9 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆128Updated 2 years ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆79Updated 5 months ago
• HewlettPackard / mcpat
  An integrated power, area, and timing modeling framework for multicore and manycore architectures
  ☆176Updated 4 years ago