☆134Mar 24, 2026Updated this week
Alternatives and similar repositories for GEM5
Users that are interested in GEM5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- XiangShan Frontend Develop Environment☆69Mar 3, 2026Updated 3 weeks ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- Open-source non-blocking L2 cache☆55Updated this week
- ☆81Oct 29, 2024Updated last year
- ☆13Mar 15, 2026Updated last week
- Documentation for XiangShan☆434Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆314Mar 11, 2026Updated 2 weeks ago
- Open-source high-performance non-blocking cache☆95Feb 13, 2026Updated last month
- ☆12Aug 8, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- ☆64Dec 4, 2022Updated 3 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 10 months ago
- ☆21Aug 23, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- gem5 FS模式实验手册☆45Mar 8, 2023Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆16Updated this week
- Documentation for XiangShan Design☆42Mar 16, 2026Updated last week
- ☆17Mar 17, 2022Updated 4 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- ☆21Feb 6, 2020Updated 6 years ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆682Mar 16, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆22Jul 20, 2023Updated 2 years ago
- ☆37Jun 4, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- ☆67Mar 3, 2026Updated 3 weeks ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆83Sep 8, 2025Updated 6 months ago
- Chisel RISC-V Vector 1.0 Implementation☆138Mar 18, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆456Aug 3, 2024Updated last year