☆129Mar 4, 2026Updated this week
Alternatives and similar repositories for GEM5
Users that are interested in GEM5 are comparing it to the libraries listed below
Sorting:
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- XiangShan Frontend Develop Environment☆68Updated this week
- Open-source non-blocking L2 cache☆54Updated this week
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- ☆78Oct 29, 2024Updated last year
- Documentation for XiangShan☆433Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆311Feb 25, 2026Updated last week
- ☆64Dec 4, 2022Updated 3 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- ☆15Updated this week
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- ☆21Feb 6, 2020Updated 6 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last month
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- ☆17Mar 17, 2022Updated 3 years ago
- ☆93Sep 30, 2025Updated 5 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆675Updated this week
- ☆12Sep 18, 2024Updated last year
- ☆12Aug 8, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated 3 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆451Aug 3, 2024Updated last year
- A Study of the SiFive Inclusive L2 Cache☆68Dec 27, 2023Updated 2 years ago
- ☆22Jul 20, 2023Updated 2 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- A fork of Xiangshan for AI☆36Updated this week