google / open-chiplet
☆23Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for open-chiplet
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆15Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 7 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆22Updated 4 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- CNN accelerator☆26Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 9 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆32Updated 2 weeks ago
- sram/rram/mram.. compiler☆28Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated this week
- CGRA framework with vectorization support.☆19Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆34Updated this week
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated 2 weeks ago
- Next generation CGRA generator☆106Updated this week