google / open-chiplet
☆25Updated 3 years ago
Alternatives and similar repositories for open-chiplet
Users that are interested in open-chiplet are comparing it to the libraries listed below
Sorting:
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆15Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆42Updated last month
- ☆29Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- sram/rram/mram.. compiler☆33Updated last year
- Project repo for the POSH on-chip network generator☆45Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- ☆61Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆13Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- ☆58Updated this week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago