google / open-chiplet
☆25Updated 3 years ago
Alternatives and similar repositories for open-chiplet:
Users that are interested in open-chiplet are comparing it to the libraries listed below
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- sram/rram/mram.. compiler☆31Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆34Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- ☆15Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆47Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated 3 weeks ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- ☆26Updated 10 months ago
- ☆27Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆44Updated 10 months ago
- course design☆22Updated 7 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago