☆27Aug 2, 2021Updated 4 years ago
Alternatives and similar repositories for open-chiplet
Users that are interested in open-chiplet are comparing it to the libraries listed below
Sorting:
- ☆24Aug 9, 2022Updated 3 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆150Nov 6, 2023Updated 2 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- ☆15Feb 5, 2026Updated 3 weeks ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- gdsfactory implementation of LXT PDK.☆16Feb 20, 2026Updated last week
- Open-source non-blocking L2 cache☆54Feb 12, 2026Updated 2 weeks ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆35Oct 6, 2022Updated 3 years ago
- Matlab and Python code to compute perturbed topological signatures (PTS), an efficient topological representation that lies on the Grassm…☆16Apr 4, 2019Updated 6 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- ☆13Jun 6, 2022Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- ☆42Jun 1, 2021Updated 4 years ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 8 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- gem5 repository to study chiplet-based systems☆86Apr 18, 2019Updated 6 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- ☆19Jun 17, 2022Updated 3 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- Design and UVM-TB of RISC -V Microprocessor☆33Jun 27, 2024Updated last year