Equivalence checking with Yosys
☆58Mar 4, 2026Updated this week
Alternatives and similar repositories for eqy
Users that are interested in eqy are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- ☆19Jul 12, 2024Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated this week
- ☆13Jan 20, 2023Updated 3 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- Hardware Formal Verification Tool☆88Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated 11 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- RISC-V Formal Verification Framework☆182Updated this week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Updated this week
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago