YosysHQ / eqyLinks
Equivalence checking with Yosys
☆52Updated 3 weeks ago
Alternatives and similar repositories for eqy
Users that are interested in eqy are comparing it to the libraries listed below
Sorting:
- ☆23Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 6 months ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 10 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 5 months ago
- high-performance RTL simulator☆182Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Hardware generator debugger☆77Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆52Updated last year
- A tool for synthesizing Verilog programs☆107Updated 3 months ago
- ILA Model Database☆24Updated 5 years ago
- RISC-V Formal Verification Framework☆167Updated this week
- ☆19Updated last year
- ☆12Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆33Updated last week
- ☆41Updated 5 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- A configurable SRAM generator☆57Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆96Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 9 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆32Updated 3 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- SystemVerilog frontend for Yosys☆172Updated last week
- ☆20Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A dynamic verification library for Chisel.☆158Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago