Alternatives and similar repositories for eqy

Users that are interested in eqy are comparing it to the libraries listed below

• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated 2 weeks ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆28Updated 3 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 3 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated 3 months ago
• efeslab / hardware-bugbase
  ☆18Updated 11 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• pulp-platform / cheshire-ihp130-o
  ☆38Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated 3 weeks ago
• sequencer / arithmetic
  ☆33Updated last month
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated last year
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated this week
• pulp-platform / ELAU
  ☆18Updated 10 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆48Updated 4 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆103Updated this week
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 3 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆33Updated 3 years ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆25Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆72Updated 4 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆113Updated 2 years ago
• chipsalliance / espresso
  ☆39Updated last year
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 6 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆39Updated 2 years ago
• iscas-tis / CHA
  ☆19Updated 10 months ago