YosysHQ / eqyLinks
Equivalence checking with Yosys
☆45Updated 3 weeks ago
Alternatives and similar repositories for eqy
Users that are interested in eqy are comparing it to the libraries listed below
Sorting:
- ☆23Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- Hardware generator debugger☆74Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆109Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- high-performance RTL simulator☆168Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago
- design and verification of asynchronous circuits☆39Updated 2 weeks ago
- ☆19Updated last year
- ☆40Updated last month
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- ☆12Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- RISC-V Formal Verification Framework☆143Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 5 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆47Updated 9 months ago
- ☆32Updated 6 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- SystemVerilog frontend for Yosys☆148Updated last week
- A tool for synthesizing Verilog programs☆95Updated last week
- ☆18Updated last year
- An automatic clock gating utility☆50Updated 3 months ago