YosysHQ / eqyLinks
Equivalence checking with Yosys
☆54Updated last month
Alternatives and similar repositories for eqy
Users that are interested in eqy are comparing it to the libraries listed below
Sorting:
- ☆24Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- high-performance RTL simulator☆184Updated last year
- RISC-V Formal Verification Framework☆175Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆33Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆55Updated last year
- Hardware generator debugger☆77Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- SystemVerilog frontend for Yosys☆186Updated last week
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated 2 months ago
- ☆41Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆89Updated last month
- Testing processors with Random Instruction Generation☆50Updated last month
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- ☆34Updated last week
- A dynamic verification library for Chisel.☆159Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- design and verification of asynchronous circuits☆42Updated 3 weeks ago
- A configurable SRAM generator☆56Updated 4 months ago
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago