Alternatives and similar repositories for eqy

Users that are interested in eqy are comparing it to the libraries listed below

• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 8 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆51Updated last week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• chipsalliance / espresso
  ☆40Updated 2 weeks ago
• pulp-platform / cheshire-ihp130-o
  ☆46Updated 2 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆58Updated last week
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆24Updated 5 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆42Updated 2 years ago
• efeslab / hardware-bugbase
  ☆18Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆49Updated 2 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆51Updated 2 weeks ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆28Updated 4 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆128Updated this week
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆22Updated last week
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆86Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆40Updated 2 years ago
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆18Updated last week
• pulp-platform / ELAU
  ☆18Updated last year
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆28Updated 2 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated last year
• iscas-tis / CHA
  ☆19Updated 11 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆111Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago