Alternatives and similar repositories for eqy

Users that are interested in eqy are comparing it to the libraries listed below

• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆26Updated 9 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 5 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated this week
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆89Updated last year
• efeslab / hardware-bugbase
  ☆19Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 5 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 5 months ago
• iscas-tis / CHA
  ☆19Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆180Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆78Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆103Updated last month
• sterin / super-prove-build
  ☆13Updated 5 years ago
• pulp-platform / ELAU
  ☆19Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆43Updated 2 years ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆41Updated 2 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆156Updated last week
• amahzoon / genmul
  ☆18Updated 4 years ago
• chipsalliance / espresso
  ☆41Updated 4 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆47Updated last week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆56Updated 2 months ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆51Updated 2 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆31Updated 2 months ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆90Updated this week