Alternatives and similar repositories for eqy

Users that are interested in eqy are comparing it to the libraries listed below

• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆25Updated 7 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 2 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆112Updated 3 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆175Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 10 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆88Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆147Updated last week
• efeslab / hardware-bugbase
  ☆18Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆54Updated 3 weeks ago
• iscas-tis / CHA
  ☆19Updated last year
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆42Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆157Updated this week
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆40Updated last week
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆46Updated 2 weeks ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆29Updated 5 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆100Updated 2 weeks ago
• chipsalliance / espresso
  ☆40Updated 3 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆29Updated 2 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆50Updated 2 years ago
• pulp-platform / ELAU
  ☆19Updated last year
• rdaly525 / coreir
  ☆103Updated 3 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆30Updated 3 weeks ago