Equivalence checking with Yosys
☆60Apr 9, 2026Updated last month
Alternatives and similar repositories for eqy
Users that are interested in eqy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 10 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆18Jul 12, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆106Updated this week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 6 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆507Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- LLM-Assisted Hardware Formal Verification Tool☆103Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- ☆15Sep 14, 2020Updated 5 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆37Apr 13, 2025Updated last year
- ☆15Jun 18, 2023Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Feb 6, 2021Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 weeks ago
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 4 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Formal Verification Framework☆191Mar 19, 2026Updated last month
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 7 months ago
- ☆20Jun 12, 2024Updated last year
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago