YosysHQ / eqyLinks
Equivalence checking with Yosys
☆45Updated last week
Alternatives and similar repositories for eqy
Users that are interested in eqy are comparing it to the libraries listed below
Sorting:
- ☆23Updated 4 years ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- A configurable SRAM generator☆51Updated last week
- 21st century electronic design automation tools, written in Rust.☆30Updated this week
- ☆40Updated 2 weeks ago
- ☆46Updated 2 months ago
- The specification for the FIRRTL language☆58Updated last week
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Hardware generator debugger☆74Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆18Updated last year
- An automatic clock gating utility☆49Updated 2 months ago
- ☆10Updated 3 years ago
- Python library for operations with VCD and other digital wave files☆51Updated 2 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- SystemVerilog frontend for Yosys☆128Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Python wrapper for verilator model☆86Updated last year
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆18Updated last week
- ☆18Updated last year
- Intel Compiler for SystemC☆23Updated 2 years ago
- ☆56Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆19Updated 11 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- (System)Verilog to Chisel translator☆115Updated 3 years ago